

class - 1 Computer Organisation

Syllabus

- Module 1: computer functionality
- Module 2: computer components
- Module 3: Fixed point (vs) floating point formats

Books

- ① William Stallings
- ② Morris Mano

Ref. Books

- Computer Organization
- William Stallings
- Computer Architecture & Organisation
- Morris Mano

Duration: 65 hrs

Faculty: Sagar Pingili


E-mail: Sagar262003@yahoo.co.in

Made Easy Class Toppers Latest Notes Computer Organization
& MP Copyright © Theorypoint.com




Module 1 - Computer Functionality

* Computer \rightarrow It is a computational m/c used to process the data under the control of a program. \therefore computer's functionality is program execution.



• Program \rightarrow It is a sequence of instructions along with of the data.



• Instruction \rightarrow It is a binary code w/c is designed to perform some task inside the processor.

Binary - Bind - operation
code with

Ex X-CPU supports 8 operation

$$\begin{aligned} \text{Opcode size} &= \log_2 8 \\ &= 3 \text{ bit.} \end{aligned}$$


Op code	Op ⁿ
000	+
001	*
010	/
...	...
111	AND

decided by the designer of a x-CPU
 ↓
 Stored in the ROM.

Data → It is a binary code w/c is associated with a value based on the data formats.


Binary - Bind - value
 code with

Different data formats used in the computer design is as follows.



?
 continue in next page.

DATA FORMATS



In sign MP → MSB is used to indicate sign. If MSB is +ve then MSB is given a value is +ve. If MSB is -ve, then MSB is 1 & value is -ve.

it
ent data values associated with a
it binary code is as follows.

→ MSB bit ③
the data
never store
in the
Complement
when ^{MSB bit} -ve

unsigned data	sign-magnitude data	1's complement data	2's complement data
0	$\boxed{+0}$	$\boxed{+0}$	+0
1	+1	+1	+1
2	+2	+2	+2
3	+3	+3	+3
4	+4	+4	+4
5	+5	+5	+5
6	+6	+6	+6
7	+7	+7	+7
8	$\boxed{-0}$	-7	-8
9	-1	-6	-7
10	-2	-5	-6
11	-3	-4	-5
12	-4	-3	-4
13	-5	-2	-3
14	-6	-1	-2
15	-7	-0	-1

there is
need to take
complement
3 signed data
always repⁿ
with 2's
complement
→ for signed
magnitude data
we always take
2's complement
becoz in 2's
complement
redundancy is
not there
→ in signed magnitude
data 2's complement
redundancy is
there $\boxed{+0}$ & $\boxed{-0}$
not possible.

NOT in use
data redundancy
Not in
use.


1's complement

2's complement

1000 → 0111 (7)
1001 → 0110 (6)

1000 → 0111
1

1000 = 8



1001 → 0110
1

0111 = 7

design to indicate the range exceeding condition of a unsigned arithmetic.

Condition: Is there an extra bit out

In w/c case when data's exceeding range

of MSB

$T = Set = 1 = \text{Carry}$ (true)
 $F = \text{Reset} = 0 = \text{NC}$ (false, No carry)

Ex ① $5 - 0101$
 $6 - 0110$

 11
 cy = 0

$5 - x0101$
 $6 - 0110$


 11
 cy = 0

→ carry flag

extra bit generated out of MSB data is exceed. extra bit not generated out of MSB data is not exceeded. set → extra bit require. reset & extra bit not require.

Justify

PSW (it is combination of two registers)



Ans $1011 (11)$
 (11) eleven.

- Appl ✓
- Adgr DS, Computer
- CNV
- Tog Dis, Emath
- CO3 ✓
- OS
- DED
- DBMS
- English

Sign data depends in computer in w/c format 2^2 's complement

Ex ②

$8 - 01000$
 $9 - 1001$


 17
 cy = 1

$8 - 01000$
 $9 - 1001$

 17
 cy = 1

CPU → it is fully tested w/w. 5th bit taken from carry bit.

Justify:




Ex ③

01111
 carry 1111

 1110
 10101

2. Signed Data



same sign no are added range is exceeded, $+6+7 = +13$ is in range, no. so +ve overflow extra bit require in MSB part. +ve of extra bit shud be zero. -ve of extra bit shud be 1.

Notes Overflow flag is used in the CPO design to indicate the range exceeding condition of a sign

Arithmetic

Ex 1

x	0111	: +7
y	0110	: +6
z	1101	: +13

no carry out of MSB
carry in MSB

Ex 2

-8	1000
-7	1001
-15	0001

carry out of MSB
no carry in MSB

Ex 3

xx	1000	-8
	0111	+7
	1111	=


Ex 4


	0111	: +7
	1110	: -2
	0101	: +5

$$OV(x, y, z) = (\bar{x}\bar{y}z + xy\bar{z})$$

cond^{on} → There is a carry into the MSB & no carry out of the MSB (or) vice versa

→ T (true) = set = 1 = OV (overflow)
→ F (false) = reset = 0 = NV (no overflow)






Ex 1. $+7$ $\times \begin{array}{r} 0111 \\ 0111 \\ \hline 0011 \\ 1010 \\ \hline 1010 \\ \hline \end{array}$

$+3$ $\begin{array}{r} 0011 \\ 0011 \\ \hline 1010 \\ \hline \end{array}$

$+10$ $\begin{array}{r} 1010 \\ 1010 \\ \hline 1010 \\ \hline \end{array}$

OV=1 OV=1




Ans: \textcircled{OV} 01010 (+10)

Ex 2. $+7$ $\begin{array}{r} 0111 \\ 0111 \\ \hline 1101 \\ 0100 \\ \hline 0100 \\ \hline \end{array}$

-3 $\begin{array}{r} 1101 \\ 1101 \\ \hline 0100 \\ \hline \end{array}$

$+4$ $\begin{array}{r} 0100 \\ 0100 \\ \hline 0100 \\ \hline \end{array}$

OV=0 OV=0




Ans: 0100 [+4]

Ex 3. -7 $\times \begin{array}{r} 1001 \\ 1001 \\ \hline 0011 \\ 1100 \\ \hline 1100 \\ \hline \end{array}$

$+3$ $\begin{array}{r} 0011 \\ 0011 \\ \hline 1100 \\ \hline \end{array}$

-4 $\begin{array}{r} 1100 \\ 1100 \\ \hline 1100 \\ \hline \end{array}$

OV=0 OV=0




Ex 4. -7 $\begin{array}{r} 1001 \\ 1001 \\ \hline 1101 \\ 0110 \\ \hline 0110 \\ \hline \end{array}$

-3 $\begin{array}{r} 1101 \\ 1101 \\ \hline 0110 \\ \hline \end{array}$

-10 $\begin{array}{r} 0110 \\ 0110 \\ \hline 0110 \\ \hline \end{array}$

OV=1 OV=1



Ans: \textcircled{OV} 0110 [-10]

Q1) consider the foll. signed data, perform the addition
 o/pⁿ what is the status of a OV flag
 in the flag register.

$$\begin{array}{r} \textcircled{1} \quad 10010011 \quad -19 \\ \quad 11011011 \\ \hline \quad 01101110 \end{array}$$

$xy\bar{z} = OV = \underline{1}$.

when Binary data
 given check directly.
 MSB

Q2) consider the foll. 8 bit data computer
 $(-62) + (-24)$ what is the status of OV
 flag in the flag register
 after processing the data.

8 bit Range.

$$\{-(2^{8-1}) \text{ to } +(2^{8-1}-1)\}$$

$$\{-128 \text{ to } +127\}$$

$$\begin{array}{r} -62 \\ -24 \\ \hline -86 \end{array}$$

$OV = 0$

when raw data
 given check
 range.

3120 \rightarrow supⁿ bar.

$\textcircled{-62} \rightarrow 00111110$

$\textcircled{-24} \rightarrow 00011000$

$$\begin{array}{r} 11000001 \\ \quad \quad \quad +1 \\ \hline 11000001 \\ \hline 101101000 \end{array}$$

$xy\bar{z}$

Computer Architecture → Blupprstul-

① Based on the Program storage, computer architectures

is two types
if we don't have von neumann archi. we need one room for comp. SLs one comp. for music play, 1 comp for video play

① Single m/m Arch: [Ex. PC. one SLs can do multiple work at a time]
[von-Neumann Arch.]


② Multi m/m Arch.
[Harvard Arch.]

① von-Neumann Arch → In this Arch. user program is always required in the main m/m.

✓ Main m/m is a volatile m/m, so we can load different Application program into a main m/m.

✓ CPU always execute the ^{main} m/m part of a prog. by generate the physical addresses.

ismai I qd
ek hi m/m
mai koto hai →



app^y prog uses
1 ulm
RAM

Implemented in a μ processor Design.

Ex 8085 (8bit) μ P → 64 KBRAM

8086 (16bit) μ P → 1MBRAM


this arch. used in personal computers.

② Harvard Arch

✓ In this arch. program logic is stored in the permanent m/m (ie ROM) & data is stored in the volatile m/m (ie RAM)

✓ In this arch. CPU always execute the predefined prog. in the ROM chip on a different data elements.

Esmai I &
D alag-2 wala
wala koto hai →



Appⁿ prog uses
two wala
ROM & RAM

Implemented in a Microcontroller Design.

Ex. 8051 μ controller → 4KB ROM

→ 128B RAM

used in the Intelligent S/S Design.

Ex. Embedded S/S.

NOTE → CO is a implementation of the von-neumann arch.. so computer contain

3 fundamental components.

- ① CPU (processing)
- ② Memory (storage)
- ③ IO (External communication)


Computer Organisation

According to a μ von-neumann arch. user


* Memory Organisation

In CO → when means → main when

- m/m is a storage element in the computer.
- m/m chip is divided into a equal parts called as "cells".
- m/m cell is identified with a unique no. called as ad^{rs}
- m/m chip recognises the control signal to indicate the the type of opⁿ.




- CPU generates the m/m request to access the user prog. from the m/m chip i.e. controls.



- m/m ad^{rs} depends on the capacity of signal.
- m/m chip configuration is depend on How many bits of

it is consider 64Kx8 m/m chip to analyse the conf. of configuration space. \rightarrow m/m chip look like this.



\rightarrow NO. of

cells in the chip
i.e 64K cells.
 \downarrow
addrs bits required to access the chip.

cell size
{# bits stored in? the cell
 \downarrow
data space in the cell.

i.e $\log_2 64K = 16$ bits.

range \rightarrow min & max

Adrs space / adrs range (min adrs space by hexadecimal format)
m/m map of a m/m chip


[0000 0000 0000 0000] \rightarrow min
[1111 1111 1111 1111] \rightarrow max

[0000 FFFF] \rightarrow 16/Hex/Ox \rightarrow base

\downarrow
Hexadecimal \rightarrow in high level lang. Ox is used
decimal \rightarrow Hexadecimal denotaⁿ in the C-lang

Ex


- 256Kx4
- 128Mx6
- 32Gx8
- 256x8
- 32Mx4




27 bit adrs cell hold 6 bit data
 \rightarrow 128Mx6

$2^x \times y \rightarrow x$ bit adrs cell hold y bit data
 $m \times n \rightarrow \log_2 m$ bit adrs cell hold n bit data.

data \rightarrow physical
adrs \rightarrow logical



Ex. CPU generated mem request:-



in the mem we are all storing the data

In the computer sys design data is always stored in a form of binary. Different fundamental elements of a binary data is as follows.

Processor	Bit	Nibble	Byte (B)	Word (w)	no. of bits of data processed at a time
8 bit MP	1 bit	4 bit	8 bit	8 bit	word size = word length
16 bit MP	1 bit	4 bit	8 bit	16 bit	# bits processed in the CPU at a time
32 bit MP	1 bit	4 bit	8 bit	32 bit	
n bit MP	1 bit	4 bit	8 bit	n bit	

Based on the data storage configuration is four types.

- ① Bit addressable m/m
- ② Nibble " "
- ③ Byte " "
- ④ word " "


→ Bit, Nibble. all the initial unit.
 → Highest common denomination is Byte.
 → we all concatenate our Byte & word.
 → oppⁿ wise denomination → word
 ↳ variable.

Ex 64 KB
 ↓
 64 KXB
 ↓
 64 KX8

Ex 64 KW
 ↓
 64 KXW
 ↓
 64 KX?

W depend on user not fixed difficult to find

→ By grouping cells in 11 we can make word.
 → W varies → it is individual/individible parameter.
 → how data store in m/m
 → how data is accessed from m/m



Byte addressable vers vs word addressable m/m

when the m/m cell contain 8 bit data space then the corresponding ad^r space is byte address

Ex 64 X 8 : 6 bit address

6 bit ad^r hold 8 bit data → 56 X 8 : 8 bit "

8 bit ad^r hold 8 bit data → 1 K X 8 : 10 bit "

10 bit ad^r hold 8 bit data → 2ⁿ X 8 : n bit "

n bit ad^r hold 8 bit data

cell size = 8 bit

Pr matter.

→ cell size must be 8 in 1 Byte
 → ad^r size may be any.

Byte ad^r it doesn't matter.

When the m/m cell contain a word data information then the corresponding addr space is called as word addr.

Ex 64×10 : 6 bit addr
 256×10 : 8 bit " "
 $1K \times 10$: 10 bit " "
 $2^n \times 10$: n bit " "

↓
{ cell size = word size }

these addr hold 1 word data.
↓
word addr

Practically, Byte addr^{we} m/m, all there.

Note → ① default m/m configured in the computer design is byte addressable. So data is stored in the m/m in a byte wise sequence.




② In the CPU o/pⁿ are performed on a word format, so m/m interfacing is adjusted according to a word length of a CPU. CPU will be accessing the data from the m/m in a form of words, by referring the multiple cells in parallel.

③ data storage sequence in the m/m chip is byte wise.

Data accessing sequence ~~is~~ from the m/m chip is word wise.

Ex 8086 (16-bit) MP

No. of o/pⁿ 26
4 o/pⁿ



while execution of a above instruction two possible outcomes are generated due to lack of a order of the data storage in the m/m i.e

Mem. contents

0000	
2000	28H
2001	12H

- ① If [2000] contain LB then, AX = 1228H
- ② If [2000] contain HB

due to order problem missing associated value are only 2.



• To handle the above problem m/m ad^{rs} interp: retain (endian-ness) techniques are used.

• These are two types.


① Little endian [Ascending order]

② Big endian [Descending order]

① In the little endian "lower ad^{rs} contain lower byte & higher ad^{rs} contain higher byte."




② In the big endian technique "lower ad^{rs} contain lower byte & higher ad^{rs} contain higher byte."



• Default ad^{rs} interpretation is Little Endian.


∴ above instrucⁿ generates the foll. o/p.



wl >

Byte posⁿ belong to ad^{rs}

AX = 1228H




Q1) Consider a hypothetical processor with a word length of 32bit w/c supports 256 MB m/m. Processor is enhanced with a word addressible m/m space. Now many ad^{rs} bits are saved in the enhanced CPU.

\times } s/s old \rightarrow 256 MB m/m
 enhance \rightarrow 32bit \rightarrow new s/s ad^{rs}
 { old s/s ad^{rs}
 new s/s ad^{rs}

s/s old


256 MB m/m

s/s new




supports 16 M word m/m. Access is enhanced with a byte addressable m/m space. How many no. of address bits are required in the new CPU to refer the new m/m module.

Ans 8's Old
 16 MW m/m
 Word = 64 bit
 Size



$\log_2 2^{24}$
 \downarrow
 24 bit
 adrs

8's new
 • Byte addressable
 m/m
 • cell size = 8 bit




No. of cells in the new module = $2^{24} \text{ cell} \times 8 \text{ cells}$
 = $2^{24} \times 2^3 \text{ cells}$
 = 2^{27} cells
 = 27 bit adrs Ans




Q3 A hypothetical word addressable m/m IC contain 32 address pins & 24 data pins. m/m chip is interfaced to a hypothetical processor. What is the word length of the processor & How much main m/m is possible in the CPU.

cell size = word size.
 m/m cell = 24 data



- word addressable m/m chip
- cell size = word size
 \downarrow
 $24 \text{ bit} = \text{word size}$
- \therefore word size = 24 bits
- m/m size: Depends on ad^{rs} pin
 $\Rightarrow 2^{32} \text{ cells}$
 $\Rightarrow 2^2 \times 2^{30} \text{ cell}$
 $\Rightarrow 4 \text{ G cell} \rightarrow 4 \text{ Gw Ans}$

Q4) A hypothetical m/m IC contain 29 ad^{rs} pins. It is interface to a μP by organise the m/m chip into a 4 logical bank in μP . what is the word length of a processor & how much main m/m possible in the s/s .



word length of process is 32 bits.


- Default m/m configuraⁿ is byte addressable
 - cell size = byte = 8 bit
 - 4 cell are interfaced to μP .
 - \therefore word length = $4 \times 8 \text{ bits}$
 $= 32 \text{ bits}$
 - m/m size = 2^{29} cells
 \downarrow
 $= 2^7 \times 2^{20} \text{ cells}$
 \downarrow
 512 M cells

consider a 32 bit hypervisor processor. It is accessing the data with a m/m from the m/m chip (4GBA) with an address of m/m contents is as follows

0000	
...	
46BA	99
46BB	AA
46BC	BB
46BD	CC
46BE	DD
...	
FFFF	


It is the data ^{word} fetched from the m/m when m/m is designed with

- (a) little endian
- (b) big-endian




ans

(a) { 32 bit \Rightarrow 4 B }




(b)



CPU Pin

Pin IC of 8085
Pin IC of 8086



Pin 10 bar
Active

- Processor contain set of I/O pins used to high perform the various pins externally connected components m/m & IO.
- All pins are categorise into 3 tools.
 - Active low
 - Active high
 - Time multiplexed pin

(a) Active low

This pin is enabled when the clock pulse is in the low state.

It is denoted as $\overline{\text{Pinname}}$ (Pin name with bar)

Ex: \overline{RD}
 \overline{WR}
 \overline{INTA} etc

(b) Active high

This pin is enabled when the clock pulse is in high state.

It is denoted as Pinname (no bar).

Ex: ALE, INTR, HOLD, HLDA etc.

(c) Time multiplexed Pin


This pin is used to carry the address and data, but not at the same time.

Ex. In 8085
AD7 - AD0
↓
address data

Ex. In 8086
AD15 - AD0

Advantage → Reduces the #/w Pins.


In this implementaⁿ ALE pin is used to differentiate the ad^s & data i.e.,



In this implementaⁿ ad^s latch is used to lock the ad^s. It contains two control pins used to control the i/p & output line of a latch.


① STB (Strobe) Pin —→ 0 : i/p lines are disabled
 —→ 1 : i/p lines are enabled.

② OE (Output enable) Pin —→ 0 : o/p lines are Enabled
 —→ 1 : " " " disabled.



Memory Interfacing

- This concept is used to integrate the CPU and m/m.
- In this process pins are mapped b/w the CPU & m/m respectively.
- Let us consider 8085 processor as a reference CPU.
- It is a 8 bit processor supports 64 KB Physical m/m.




8085
 ↓
 40 pin
 ↓
 not all used in m/m.
 time multiplexed is the concept of CPU.
 16 bit address
 15 times multiplexed A0 to A15
 16 bits


Word size
 (8 bit)
 (16 bit)
 Machine Instruction:
 LDA [2080H]: ACC ← M[2080H]

LDA [2080H]: ACC ← M[2080H]

↓
 CPU generates the m/m Request




cell size
 8 bit
 out of 16 bit only 8 bit are used for address latch.




Actions:

① send the address.

T_1 : $ALE = 1$
 $80 \Rightarrow AD_7 - AD_0$
 $20 \Rightarrow A_{15} - A_8$




Study
 Mem Interfacing:
 Pu 8085P
 8086



② Send the control signal (CS)

T_2 : $ALE = 0$
 $\overline{RD} = 0$
 $\overline{WR} = 1$





③ Read the data

T_3 & T_4 : $ALE = 0$

{ m/m delay /
 m/m latency /
 Access time }

$D_7 - D_0 \Rightarrow AD_7 - AD_0$




Note: one m1c cycle is used to access

one word data from the m1m. 16

* System Bus

- 1) Bus is a communication channel.
- 2) characteristic of bus is shared transmission media.
- 3) limitation of the bus is only one transmission at a time.
- 4) A bus w/c is used to provide the communication.



classroom is a sys bus

	Functionality	Speed	
PU	Processing	Fast	Master CU, ALU, all the internal comm.
m/m	Storage	slow	It is slave → internal Storage • Ad ^{rs} → Ram capacitor → periodic charge require CS's
IO	External comm ⁿ	Very-2 slow	Sometimes slave. • Usually • IO ad ^{rs} = Port ad ^{rs} • Control signals (CS's)

• sys bus contain 3 category of the line used to perform the commⁿ named as

① ad^{rs} lines

② Data lines

③ control lines. ... to divide capacity of main mem.

④ Ad^{rs} lines → these lines are used to carry the ad^{rs} to m/m & IO.

• so ad^{rs} lines are unidirectional.

• Based on the the no. of ad^{rs} pin (lines) in the CPU we can determine the capacity of a m/m sys.


Ex In 8085

A15 - A0 AD₇ - A00

↓
16 ADLs

↓
2⁶ × 10 2¹⁰ cells

A₁₉ - A₁₆ AD₁₅ - A₀



line carry 1 bit status.

② Data lines (DL) → These lines are used to carry the binary sequence b/w the CPU, mem & IO.

- So data lines are bidirectional.
- Based on the data lines we can determine the word length of a processor.
- Based on the word length we can measure the performance of a CPU.

Ex ① In 8085,

A₇ - A₀

↓
8 DL's are line multiplexed with AL's

↓
word length = 8 bit

↓
Operations are performed on a 8 bit data format.

Ex ② In 8086

A₁₅ - A₀

↓
16 DL's
↓
word length = 16 bit


↓
Operations are performed on a 16 bit data format.

③ control lines → These lines are used to carry the control signal & timing signal.


- I/O opⁿ & mem opⁿ with a CPU clock.
- These are unidirectional.

whatever clock signal for CPU same for IO & mem

Note 1) when there is a common bus, common control sig & signals & common ad^rs space is used in the mem & IO, then ambiguity problem is occurred i.e describe below.



CPU generates the mem request:



1000 → AL's
 \overline{RD} → CL's

mem controller 1000-valid? mem opⁿ RD - valid
 IO controller 1000-valid? IO [ambiguity] opⁿ RD - valid
 X conflict / collision

Ex. In a class, same roll no. allot to two students. two students generate ans. teacher confused. Ex. based on above concept. Ambiguity is there.

to handle the above problem bus configuration are used in the computer design is all three types


- 1) IOP (input-output processor)
- 2) Isolated IO (IO-mapped-IO)
- 3) mem. mapped-IO.

1) IOP (input-output processor) → this configuration uses the common control

signals common ad^rs space but diff. buses for both mem & IO.

Additional hw is required the m/m bus & IO bus so it is expensive. \therefore It is suitable in the high-performanced CPU design.

(2) Isolated IO \rightarrow This configuration uses the common bus & common ad^{rs} space but different control signals for both m/m & IO.



$\overline{\text{IO/M}}$ pin is required in the CPU to implement the isolated IO. i.e.,

	$\overline{\text{IO/M}}$	$\overline{\text{RD}}$	$\overline{\text{WR}}$	CS
Active low enable	0	0	1	$\overline{\text{MemRD}}$ \rightarrow disable.
	0	1	0	$\overline{\text{MemWR}}$
	1	0	1	$\overline{\text{IORD}}$
	1	1	0	$\overline{\text{IOWR}}$



It is less expensive, suitable in the general purpose computer design.

(3) m/m mapped IO \rightarrow This configuration uses the common bus & common control signal but unique ad^{rs} space.

In this design some of the m/m ad^{rs} are assigned to a IO ports. the corresponding ad^{rs} are for the m/m cell are disable.

In this design port ad^{rs} becomes the part

So limitation is complete m/m space is not on the use.



Q1) Consider a hypothetical processor w/c supports 16MB m/m. Processor uses m/m mapped IO in w/c, when the 3 MSB bits of the addr is one then use them for IO ports. How many no. of port addr & m/m addr are possible in the processor.

Ans

16MB m/m

↓

16M x B

↓

$\log_2 16M$ cells

↓

$\log_2 2^{24}$

↓

24 bit

addr

Addr

A_{23}	A_{22}	A_{21}	A_{20}	A_{19}	-----	A_0
	3bit			21bits		
	0	0	0	}		
	0	0	1			
	0	1	0			
	0	1	1			
	1	0	0			
	1	0	1	}		
	1	1	0			
	1	1	1			

mem

IO

$$\# \text{ port addrs} = 1 \times 2^{21}$$

$$\left[\begin{array}{l} 111 \ 0000 \dots (21) \ 0's \\ 111 \ 1111 \dots (21) \ 1's \end{array} \right]$$

$$\text{No. of (7) m/m addrs} = (7 \times 2^{21})$$

$$\left[\begin{array}{l} 000 \ 0000 \dots (21) \ 0's \\ 000 \ 1111 \dots (21) \ 1's \end{array} \right]$$

$$\left[\begin{array}{l} 001 \ 0000 \dots (21) \ 0's \\ 001 \ 1111 \dots (21) \ 1's \end{array} \right]$$

$$\text{Total Space} = \text{IO space} + \text{m/m space}$$

$$= (1 \times 2^{21}) + (7 \times 2^{21})$$

$$= (1+7) 2^{21}$$

$$= 2^{24}$$

Q3) A hypothetical prop processor contains 28 time multiplexed bits to carry the addrs & data & also 6 addrs pins. calculate the foll.

(a) m/m capacity (b) processor word length

(c) Processor uses m/m mapped IO in w/e port addrs all the Higher Byte addrs pins are connected to logic zero. How many no. of port addrs are possible in the I/O.

Soln (a) m/m size: depends on addrs pins.

$$\downarrow$$

$$A_{33} - A_{28} \ A_{27} \ \dots \ A_0$$

$$\downarrow$$

$$34 \text{ AL's}$$

$$\downarrow$$

$$2^{34} \text{ cells}$$

$$\downarrow$$

$$97 \times 2^{30} \text{ cells}$$

Instruction Cycle


22/July/2017
Saturday
Class - 3

PC describes the execution sequence of a program.

It contains two subcycle.

- ① Fetch cycle
- ② Execution cycle.

State diagram is



① who will give ins ad^s user.

→ Insⁿ present in main memⁿ

→ Fetch → reading
↳ read the data
→ Subtly Insⁿ is required

→ Data fetching required in Execⁿ cycle.

→ it is a ∞ loop dis. no. end point.

→ where is ending

in comp end point logically by halting the prog.

PC → Prog. control register

① Fetch cycle objective of a fetch cycle is to store the instruction from the mem based on the PC (program counter).

② PC is a mandatory register in the CPU used to control the program execution flow.

③ PC holds the starting ad^s of a instruction. Immediately point the next instruction ad^s in a sequence. Here, starting ad^s is supplied by the programmer & the next instrⁿ ad^s is automatically generated by the CPU by incrementing the PC with a step size.

④ Step size is depends on the word length of a processor. It is a fixed constant.

during the execution of a current Instrⁿ (18)

IF
Instⁿ
Fetch

-t = starting
{trace} ad^{rs} of a ; executable
Program Stmt

PC → CPU generates
the m/m Request s/s Bus
{ AL's }
{ CL's }

PC ← PC + step size.

AL's : ad^{rs} lines
DL's : data lines
CL's : control lines

und
t → trace
Step by step
exeⁿ
g → go → it execute
all give
off of last one
Best is t.
m/m
Binary → S/S
Bus
{ DL's }
↓
CPU.
↓
diode.
?

- Analysis associated with above concept
- Fixed length Instrⁿ = Instrⁿ size = word size. RISC.
- Variable length Instrⁿ CISC

- Ⓐ opcode size = word size
- Ⓑ opcode size < word size
- Ⓒ ~~opcode size = word size~~ never possible.

out of 3 Byte
one for fetch
2 for decoding

1) When the processor supports fixed length Instrⁿ where Instrⁿ size = word size, then during the fetch cycle the complete instrⁿ is transferred to CPU so PC will be incremented to a next instruction ad^{rs}.

2) When the processor supports variable length Instrⁿ where opcode size = word size, then during the fetch cycle only the opcode is accessed from the m/m.

essentially fetch opcode. CPU

adrs during the decoding stage.

① where $\text{opcode size} < \text{word size}$, then during the fetch cycle, 1 word ~~instruction~~ ^{information} is transferred to CPU internal storage.

Later CPU will be accessing the opcode part from the internal storage.



② ~~Opcode size > word size~~ not exist.

8085 μ P (8-bit) CPU

{ word size = 8 bit }
{ opcode size = 8 bit }


Instruction Design

① One Byte (word) Instruⁿ




Ex RIM
SIM

② Two Byte (word) Instruⁿ



Ex: MVI 23H

③ Three Byte (word) Instruⁿ



Ex LDA [2080H]

Operational state

User Prog.

Org 1000 → origin


- I₁ : SIM
- I₂ : LDA [2000]
- I₃ : MVI 48H
- I₄ : RIM

Mem Storage

1000	SIM
1001	LDA
1002	80
1003	20
1004	MVI
1005	48
1006	RIM
1007	
1008	


valid PC

Execuⁿ Sequence




{I2}


PC: 1001 → CPU generates the mem req. → S/S BUS →



mem



S/S BUS



PC


↓
decoding

It is a 3B/3W


Insⁿ ↓
2 mem reference required.

PC ← 1001 + 1


PC ← 1002



mem




S/S BUS



PC

PC ← 1002 + 1


PC ← 1003



mem



S/S BUS





Process the Insⁿ


PC ← 1003 + 1

PC ← 1004

{I3}



mem



CPU

PC (fetch cycle)



PC ← 1004 + 1

PC ← 1005


↓
decoding

It is a 2B/2W Insⁿ

↓
1 mem reference required.



mem



CPU

PC

PC ← 1005 + 1

PC ← 1006

↓
Process the Insⁿ

↓
(execute cycle)

1MR	2MR	-
1MR	1MR	-
1MR	-	-

Fetch consumes
7 m/m references (MR)
(7 m/c cycle)

a. 32 bit hypothetical processor used to
the foll: program


Ins ⁿ	size (in words)
I ₁	3
I ₂	2
I ₃	1
I ₄	3
I ₅	1
I ₆	2
I ₇	1

(a) assume that
program stored by
the value with starting
ad^s of 3000 decimal
onwards, what could be
the value present on the
PC during the execution
of a I₆ Insⁿ processing

addressable m/m space:

000	3011
12	3019
20	3023
4	3035
	3039
2	3047 →
3	3051


Prog. Given in word format
Storing in Byte format.
Convert word to Byte.



(b) assume that prog. is stored in a word m/m with starting addr of (7CA4)₁₆ onwards what could be the value present in the pc during the execuⁿ of I₆ insⁿ.

Every cell capable to hold 1 word data

7CA4
word addressable space



↓
valid-PC



Q A epu has 24 bit insⁿ. prog. is loaded in the m/m with a starting addr of 300 decimal onwards w/c one of the foll. is a valid program counter.


- (a) 400
- (b) 500
- (c) 600
- (d) 700

600 is valid PC.
m/m addr^s → 300

solⁿ → insⁿ size = 24 bit
= 3B

insⁿ takes 3 cells of m/m space.

Byte addressable space



Q A hypothetical 64 bit processor supports 3 categories of instructions i.e.,

cat-1 \rightarrow 1 word long 20

cat-2 \rightarrow 2 words long 40

cat-3 \rightarrow 3 words long 30

Programs contain 20, 40, 30 instructions respectively. How many bytes of main memory space is required to store the program.

Ans

Program size \rightarrow 20 cat 1
40 cat 2
30 cat 3.

$$\text{cat-1} = 1 \text{ word long} \left(\begin{array}{l} \text{word} \\ \text{size} \end{array} = \begin{array}{l} 64 \text{ bit} \\ 8 \text{ B} \end{array} \right)$$

$$= 8 \text{ B long.}$$

$$\text{cat-2} = 2 \text{ words long}$$

$$= 16 \text{ B long}$$

$$\text{cat-3} = 3 \text{ words long}$$

$$= 24 \text{ B long}$$

Program size in Byte.

$$\text{cat-1 Ins}^n = 20 * 8 \text{ B}$$

$$\text{cat-2 Ins}^n = 40 * 16 \text{ B}$$


$$\text{cat-3 Ins}^n = 30 * 24 \text{ B}$$

$$\text{Total Space} = \underline{1520 \text{ B}}$$

Q Consider a hypothetical processor w/c supports 24 bit address bus to refer the main memory & 8 bit data bus. Instruction is design with two fields OP code & address. Processor supports two 200 instructions.

a) How many bits are required to encode the

b) When the prog. contain 100 Insⁿ. then how many words of min space is required to store the prog.




word size depend on databus.

* Insⁿ size is 32 bit. \leftarrow ^{24 ad² bus} 8 data bus.

Prog contain 100 Insⁿ every Insⁿ is 4 w long.

Insⁿ



w/o In⁴ layout processing can't take place

\therefore Insⁿ size = 32 bits
 Prog. size = 100 Insⁿ
 $= 100 \times 4 \text{ B}$
 $= 400 \text{ Bytes}$

Data bus \Rightarrow 8 bit
 $= 1 \text{ word}$

word size depend on data bus
 8 bit \rightarrow 1 word

\therefore Prog size = 400 words





Processor - 2 - Pro \rightarrow Instⁿ format change
 C1 11 1 \rightarrow

Execution cycle

- ① Objective of a execution cycle & Processing of a currently fetched Instrucⁿ
- ② opcode is required to process the instruceⁿ.
- ③ Instruceⁿ format specifies the opcode infoⁿ
- ④ Instruceⁿ format is classified into 5 types based on the CPU organization.

cpu organization is divided into 3 types based on the availability of a ALU operands name as

- ① stack CPU → all are implicit.
 - ② Accumulator CPU
 - ③ General register CPU
- ISA (Instrⁿ set arch)
m/c. ALU require for data manipulaⁿ i/o/pⁿ



① Stack CPU


② In this organization ALU opⁿ performed on a stack data. so operands are always required in the stack.

After the processing result is also placed into a stack

③ stack is a part of the m/m initialize with a stack pointer (SP register).

• In the stack insert & delete opⁿ are always take place at the same end i.e top of stack (TOS) it become a default locaⁿ, so implied - + argument in the instrⁿ design.


④ compatible Ansⁿ format is




↓
TOS ← TOS (ALU opⁿ) (TOS) → Top of Stack

In this organization data transfer Ansⁿ are (push & pop). design as 1 addr instrⁿ

steps
②



② Prog:



③

Ex $(A \times B) + C$
variables are in memory.

code: I₁: Push A;

A

I₂: Push B;

B
A

I₃: MUL; $A \times B$

$(A \times B)$

I₄: push C;

C
$(A \times B)$

I₅: ADD; $(A \times B) + C$

$(A \times B) + C$

Q $X = (A+B) * (C+D)$ variable
 rule Pr^n are required to evaluate the stmt on
 a stack-CPU.

Code:

I_1 : Push A:

A

I_2 : Push B:

B
A

I_3 : ADD: $A+B$

$(A+B)$

I_4 : Push C;

C
$(A+B)$

I_5 : Push D:

D
C
$(A+B)$

I_6 : ADD: $C+D$

$(C+D)$
$(A+B)$

I_7 : MUL: $(A+B) * (C+D)$

$(A+B) * (C+D)$

I_8 : Pop X; $X = (A+B) * (C+D)$

--

Q Construct the following code, running on a
 Stack-CPU [stack is initially empty]

Code: I_1 : Push $\frac{b}{1B}$ $\frac{4B}{3B}$

I_2 : Push X $4B$

I_3 : Add $1B$

I_4 : pop C $4B$

I_5 : push C $4B$

I_6 : push Y $4B$

I_7 : Add $1B$

I_8 : push C $4B$


I_9 : sub $1B$

I_{10} : pop Z $\frac{4B}{31B}$ $\frac{1B}{(b)}$

(a) what is the OP



(b) If CPU contains $(8bit)$ opcode,
 supports $(24 bit)$ address space then
 how many instructions can be programmed for prog. in

How many instructions are required to complete the prog on a stack CPU.



Two operands are implicit
1 is explicit
Implicit no need, remove.

Accumulator CPU



A & B in mem
can we multi-
ply in acc-CPU
NO, becoz they
r in mem.


Accumulator is implicit. we give value

In this organisation one of the ALU operand is always required for the accumulator & another operand is present either in the register or in the mem.





After the data processing result is placed into

② In the CPU design only one accumulator is present so it become implicit.


② compatible instrⁿ format is:



↓
type of opⁿ



Prog Qns



Ex (A*B)+C

• variable are in the mlm

code:

I₁ : Load A ; ACC ← M[A]

I₂ : MUL B ; ACC ← ACC * M[B]

I₃ : Add C ; ACC ← ACC + M[C]

Q1. $X = (A+B) * (C+D)$ variables are in the mlm.

How many mlc insⁿ are required.

Q2. $X = (A+B) / (C+D)$

variables are in the mlm.

① In case of Multip⁴
order of Evaluaⁿ
doesn't matter.

Ans
I₁ : Load A ; ACC ← M[A]
I₂ : ADD B ; ACC ← ACC + M[B]
I₃ : store T ; M[T] ← ACC [spilling]
I₄ : Load C ; ACC ← M[C]
I₅ : ADD D ; ACC ← ACC + M[D]

- Ans 2. $I_1 \rightarrow \text{Load } e; \text{ ACC} \leftarrow M[e]; \text{ ACC} \leftarrow C$
 $I_2 \rightarrow \text{add } D; \text{ ACC} \leftarrow \text{ACC} + M[D]; \text{ ACC} \leftarrow (C+D)$
 $I_3 \rightarrow \text{Store } T; M[T] \leftarrow \text{ACC}; T \leftarrow (C+D)$
 $I_4 \rightarrow \text{Load } A; \text{ ACC} \leftarrow M[A]; \text{ ACC} \leftarrow A$
 $I_5 \rightarrow \text{ADD } B; \text{ ACC} \leftarrow \text{ACC} + M[B]; \text{ ACC} \leftarrow (A+B)$
 $I_6 \rightarrow \text{DIV } T; \text{ ACC} \leftarrow \text{ACC} / M[T]; \text{ ACC} \leftarrow (A+B) / (C+D)$
 $I_7 \rightarrow \text{Store } X; M[X] \leftarrow \text{ACC}; \leftarrow (A+B) / (C+D)$

7 Instructions

$A/B \neq B/A$

Order of Evaluation required.

In this user decide either $(A+B) / (C+D)$ or $(C+D)$.

Q. 1 & 2 both manageable by user.

In Q. 2 order matter.


NOTE:
 Expand opcode technique is required in the fixed length instrⁿ supported CPU design to implement the instrⁿ with various formats. In this process addr field will be appended to a free opcode to generate the low order instrⁿ.
 ∴ low order instrⁿ opcode size ↑

Analysis

① variable length instrⁿ supported CPU

- Opcode = 8 bit
- Address = 8 bit


① one ad^{rs} instrⁿ design → high order



Fixed → super comp.
RISC

Variable → general purpose computer
CISC

② zero address instrⁿ Design → low order




{ no need of a expanded opcode technique }


② fixed length instrⁿ supported CPU

- Opcode = 8bit
- ad^{rs} = 8bits

① one ad^{rs} instrⁿ design



(b) zero address Instrⁿ Design



{ Expand opcode technique is used if & only if there is a free space }

Q. consider a hypothetical, CPU w/c supports 6 bit Instrⁿ & 4 bit ad^{rs}. If there exist two-one ad^{rs} Instrⁿ, then how many zero ad^{rs} Instrⁿ can be formulated?


Any step 1: Identify the high order Instrⁿ format in the CPU.

Step 2: Identify the total no. of operations & Instrⁿ possible.

Step 3: Identify the free opcodes after allocate the existed Instrⁿ.

Step 4: Calculate the low order Instrⁿ possible in the CPU by multiply the free opcodes with a decoded form of a ad^{rs} field.

①



② opcode w/c is derived after allocⁿ of 1 ad^{rs}


② # of Instrⁿ(N) = 2^{opcode}

= 2²


= 4

00	Addr
01	Addr
10	Addr

③ $\# \text{ free opcodes} = (N - \# \text{ existed Instr}^n)$
 $= 4 - 2$
 $= 2$



④ $\# \text{ zero addr Instr}^n \text{ in the CPU.}$




$\Rightarrow \# \text{ free opcodes} \times 2^{\text{addr size}}$

$\Rightarrow 2 \times 2^4$

$\Rightarrow 32$

Q consider a 32 bit hypothetical processor w/c supports 1 word Instrⁿ. Instrⁿ is placed in a 256M word mem. If there exist 2⁰⁻¹ addr Instrⁿ then how many zero addr Instrⁿ are formulated.




1 word = 32 bit $\frac{256 \times 10^6}{32}$

- word size = 32 bit
- Instrⁿ " = 1 word = 32 bit

• min size = 256 M x W
 ↓
 256 M x W
 ↓
 $\log_2 256 M \times W$
 ↓
 $\log_2 2^{28}$
 ↓
 28 bit
 Adrs

① higher order format -



② # opⁿ = 2⁴
 = 16

③ # free opcodes = (16 - 8)
 = 8

④ # zero adrs Instrⁿ = 8 × 2²⁸
 = 2³¹

Total # Instrⁿ in the CPU = (# 1-adrs Instrⁿ + # 0-adrs Instrⁿ)
 = 8 × 2³¹

Consider a hypothetical processor w/c supports Instrⁿ format with two fields that is opcode field of 4 bit & 6 bit adrs bit.


In the Instrⁿ design 4 opcodes are reserved for special Instrⁿ when the reserved opcodes

How many no. of instructions are possible in the
CPU.


Any Free op code are free out of 16.

$$4 \times 2^6 = 2^8 = 256 + 12 = 268$$

New old,



↓
 $2^4 = 16$ opcodes



↓

<p>4 opcodes for special Instⁿ</p>	<p>12 opcodes for old Instⁿ</p>
---	--

↓
ad^{rs} field will
be appended to
opcode
So, # special Instⁿ

$$= 4 \times 2^6$$

$$= 256$$

$$\therefore \text{Total Instⁿ} = 12 \text{ old Instⁿ} + 256 \text{ special Inst^{n}}}$$


$$\approx 268$$

Q Consider a hypothetical processor which supports both one ad^{rs} & zero ad^{rs} instructions. A 29 bit instruction is placed in a 128 KB memory.

- (a) What is the range of 1 ad^{rs} & zero ad^{rs} instructions possible for the CPU.
- (b) If there exist x 1 ad^{rs} instructions then how

128 KB \rightarrow 128×2^{10}
24 bit

(1)



27
- 7

20
- 3


17

(2)


opⁿ(N) = 2^7
= 128

Share the opcode b/w 1 ad^{rs} & 2nd ad^{rs}


Ansⁿ



Range of 1-ad^{rs} Instrⁿ: { 1 to 127 }




Range of 0 ad^{rs} Instrⁿ: { (1×2^{17}) to (127×2^{17}) }




(b)

free opcodes = $(2^7 - x)$

zero ad^{rs} Instrⁿ = $(2^7 - x) \times 2^{17}$




② General register CPU



→ (A + B) Register-mem ref.

To make it possible 1 operand should be in Reg mem.

ALU data transfer both are two ad^s



* Based on the no. of registers possible in the CPU, architecture is divided into 2 kinds.

- ① Register to mem reference CPU (CPU with less no. of registers).
- ② Register to register reference CPU (CPU with more registers)


① Register to mem reference CPU.

① In this organizer 1st operand is always required in the register.

② & the 2nd operand is present either in


placed in a source 1 location.

'compatible Instruⁿ format is':



: two ad^{rs} insⁿ format.

↓
type of opⁿ





data transfer o/pⁿ :

	<u>source</u>	<u>Destinaⁿ</u>	
	mem	- Reg	} mov
	Reg	- mem	
	Reg	- Reg	

ALU o/pⁿ :

<u>S₁</u>	<u>S₂</u>	<u>Destinaⁿ</u>
Reg	Reg/mem	Reg



Prog.

Instⁿ: Add r0, [2000]; -mem

↓
Add r0, [2000]; PC

PC ← PC + 4

↓
[Add | r0 | [2000]] ; Instrⁿ
Format

↓
ALU
opⁿ

↓
S₁ S₂

↓
+

↓

↓
r0 ← r0 + M[2000]

PC

EC

Ex: (A * B) + C

variables are in the mem.

code:

I₁: MOV r0, A : r0 ← M[A]

I₂: MUL r0, B : r0 ← r0 * M[B]

I₃: Add r0, C ; r0 ← r0 + M[C]

Q 8 X = (A + B) * (C + D) : variables are in the mem

I₁: MOV r0, A

I₂: Add r0, B


I₃: MOV r1, C

I₄: Add r1, D

I₅: MUL r0, r1

I₆: MOV X, r0

Q consider a hypothetical processor w/c supports
24 bit op Instrⁿ placed in a 1KB mem.
All these instⁿ are 2-addr^s Instrⁿ & 1024-1 ad^{rs} Instrⁿ



$\log_2 1k$ $\log_2 1k$
 \downarrow \downarrow
 10 bit 10 bit

Both are virtual adrs


8×2^{10}
 2^{10}

$\#op^n = 2^4$
 $= 16$

\rightarrow # free opcodes

after allocate = $(16 - 8)$
 the 2-adrs insⁿ = 8


\rightarrow # adrs instrⁿ possible



$= 8 \times 2^{10}$
 $= 2^{13}$

$\#$ free opcodes
 after allocate
 the 1-adrs insⁿ
 $= 8192 - 1024$
 $= 7168$

$\#$ zero adrs instrⁿ possible





$= 2^4 [7168 \times 2^{10}]$ insⁿ

Q) Consider the computer sys w/c contain the instruction format with 3 fields i.e opcode, Register addr fields & mem addr field. sys support 60 registers a 32 bit instruction is placed in a 16MB mem. calculate the foll.

a) How many instructions are possible.

b) If there exist 'x' - 2 addr instr w/c refers both registers & mem. then how many 1 addr instr mem reference are possible. asking keep

c) If there exist x - 2 addr instr in format refers both register & mem & why register reference 1 addr instr then how many 2 addr instr are formulated.



a) no. of instr = $2^2 = 4$, no of opⁿ = $2^2 = 4$


b) na. of free opcode = $(4-x)$ ask mem →
 $= (4-x) \times 2^6$ → extra merge

c) # free opcodes after allocate the 2-Addr = $(4-x)$
 Instr
 ↳ # 1-addr mem ref. Instr²

$(4-x) \times 2^6$

③ # free opcodes after allocate the 2 ad^{rs} Instrⁿ = (4-x)

↳ # 1-ad^{rs} reg. after Instrⁿ



→ = (4-x) × 2²⁴

↓

free opcodes after allocate the 1-ad^{rs} reg. Instrⁿ = ((4-x)2²⁴) / 4

↓


2 ad^{rs} Instrⁿ

opcode	= [((4-x)2 ²⁴) / 4] 2 ⁶
32 bit	


Register to Register Reference CPU

23/July/2017
 Sunday
 class - 4

- In this organisation ALU operation are performed on a register data so both of the operand are required in the register.
- After the manipulaⁿ result will be placed into a separate register.
- compatible instruction format is :



- In this organisaⁿ load & store instrucⁿ are used as a data transfer operation.
- To transfer the (data b/w the mem & ad^{rs} register respectively. These are assigned as a two ad^{rs} instrⁿ




Prog
Instrⁿ

Add r₀, r₁, r₂; mem

↓
Add r₀, r₁, r₂; CPU

PC ← PC + SS

} FC



: Instrⁿ
Format

} EC

⇓
r₀ ← r₁ + r₂

Ex (A * B) + C variables are in m/m.

code:

I₁: load r₀, A

I₂: load r₁, B

I₃: Mul r₂, r₀, r₁

I₄: load r₃, C

I₅: Add r₄, r₂, r₃

o/p

Q x = (A + B) * (C + D) variables are in m/m.

I₁: load r₀, A

I₂: load r₁, B

I₃: Add r₂, r₀, r₁

I₄: load r₃, C

I₅: load r₄, D

I₆: Add r₅, r₃, r₄

I₇: Mul r₆, r₂, r₅

I₈: store X, r₆

load store data transfer^{to}
instrⁿ in the o/pⁿ


Q consider a hypo. processor used to execute the

the register. how many instr. req. required to evaluate the stmt w/o spilling.
 intermediate result always requires int register.

~~I₁: load r₀, B~~
~~I₂: load r₁, C~~


to minimise the reg. Re-use the registers to minimise the register count.

r₀ contains B not required in future replace it by (B*C), B coz oprea are store in register.



I₁: Load r₀, B
 I₂: Load r₁, C
 I₃: Mul r₀, r₀, r₁
 I₄: Load r₁, D
 I₅: Add r₀, r₀, r₁
 I₆: Store A, r₀

Q Consider the foll. expression tree, executed on a hypo. CPU. All the variables are present in the mem. Operators in the tree always accepting the operands from the registers. If no intermediate result how many




Evaluate from bottom to top.

- I₁: load r₀, b
- I₂: load r₁, c
- I₃: r₀ ← r₀ + r₁
- I₄: load r₁, a
- I₅: r₀ ← r₁ - r₀
- I₆: Load r₁, d
- I₇: Load r₂, c
- I₈: r₁ ← r₁ + r₂
- I₉: r₀ ← r₀ + r₁
- I₁₀: load r₁, f
- I₁₁: load r₂, g
- I₁₂: r₁ ← r₁ - r₂
- I₁₃: r₀ ← r₀ + r₁

r₀ + r₁ stored in either r₀ & r₁ becoz b & c values not required in future

3 registers used

* 4 address Instruction format



data transfer
data manipulaⁿ
transfer of control
signal

Note → PC is the a compulsory register in the CPU used to hold the ad^r of a next instruction during the execution of a current instruction ∴ four ad^r format is not in the practice.

Instruction Execution Sequence

to analyse the execuⁿ flow of an instrucⁿ, let us consider accumulator CPU as a reference model.

Ex. 8085 μP.

Expression: $CA + B$

↓ mem ↙ mem

variable → name of the mem cell.

A, B are variables here.

Code :

I₁: Load A : $Acc \leftarrow M[EA]$

I₂: Add B : $Acc \leftarrow Acc + M[EB]$

Variable	Adrs	cell
A	2000H	[9H]
B	2040H	[DH]

C prog.

compiler job
prog. allocatⁿ

[48H]


[24H]


Prog storage

Org 1000 ↓


1000	Load
1001	00
1002	20
1003	ADD
1004	40
1005	20
1006	Next

I₁ Execution







operand fetch (OP)




I2 Bus



Operand fetch (OF)

IR = 1003


Process data (PD) & write Back (WB)



o/p

ACC: 11001001
 TR: 11011010
ACC: 11010101
 ↳ flag

1stth cycle



- CPU reads the instrⁿ from the mem based on the PC called as Instruction fetch.
- IR is a mandatory register in the CPU, used to hold the currently fetched opcode to decode.
- during the decoding process, CPU enables the corresponding HW to perform the opⁿ & also fetch the data remaining part of the Instruⁿ from the mem when the Instruⁿ size is greater.

- During the operand fetch CPU reads the data either from registers or from mem based on the addressing modes.
- Input data is processed on a enabled h/w called as process data later result will be stored into a destinaⁿ called as write back.
- In the CPU design extra storage is provided to hold the exception of a o/pⁿ called as flag register.

* PSW (Program Status word)

$$\text{PSW} = \text{ACC} + \text{Flag Register}$$

- Flag is a flip flop.
 - Flip flop is a bistate component used to hold the 1 bit information.
 - Flags are categorised into two kinds.
 - ① conditional flags
 - ② control flags
 - ① conditional flags \rightarrow these flags are set or reset based on the result nature of of a ALU.
 - with reference to a 8086 PSW, 6 conditional flags are present name as:
 - ① carry flag
 - ② parity flag
 - ③ Auxiliary flag.
 - ④ zero flag
 - ⑤ overflow flag
 - ⑥ sign flag
- loadⁿ with flag. result compare.
- Σ

(a) carry:

"cond" is there an extra bit out of MSB" $\rightarrow T = \text{set} = 1 = C$
 $\rightarrow F = \text{reset} = 0 = NC$

- used in the unsigned arithmetic, to hold the range exceeding status.

write op/range \rightarrow op/range lines on rain

(b) Parity

"cond" is the ALU op (Acc) contain even no. of 1's

Ctrl + PrtScn

1's $\rightarrow T = \text{set} = 1 = PE$ (even parity)

$\rightarrow F = \text{reset} = 0 = PO$ (odd parity)

- This flag is used in the serial data communication to prepare the error correction & error detection code.

(c) Auxiliary carry:

op/range opposite lines on rain

"cond" is there an extra bit from lower nibble (3rd position) to higher nibble (4th position)

- This flag is used in the bcd arithmetic to indicate the range exceeding condition of a lower nibble.

it is set when the lower nibble is greater than 9. (carry flag is also used in the bcd arithmetic to indicate the range exceeding condition of a higher nibble. it is set when the higher nibble is greater than the 9.)

BCD format is used to represent the decimal data. It is 2 kind:-

(1) unpacked BCD

(2) packed BCD

① In the unpacked BCD format each digit represents with 8 bit. (33)

Ex 23: $\underbrace{00000010}_2, \underbrace{00000011}_3$

In this format 246 codes are wasted so alternative is required i.e packed BCD.

② In the packed BCD format each digit represents with 4 bits.

Ex 23: $\underbrace{0010}_2, \underbrace{0011}_3$

In this format 6 codes are unused. (A to F) so adjustment is required to report the result i.e add 6 to a nibble when the nibble greater than 9.


Ex

26		00010110
27		00100111
53		01001101 [ADH]

lower nibble {N:13} < F: AC=0
 {HN:5} < F: CY=0

AC=0
 CY=0

Justify



Any 4D

~~47~~

$$\begin{array}{r} 4D \\ 6 \\ \hline 53 \end{array}$$

$$\begin{array}{r} 16 \overline{) 19} \quad \text{Quotient} \\ \underline{12} \quad \text{remainder} \\ 3 \end{array}$$

(13) (16) - Base 16.

$$\begin{array}{r} 16 \overline{) 19} \\ \underline{16} \\ 3 \end{array}$$

Ex


$$\begin{array}{r} 28 \\ 29 \\ \hline 57 \end{array}$$

$$\begin{array}{r} 0010 \quad 1000 \\ 0010 \quad 1001 \\ \hline 0101 \quad 0001 \quad [51H] \\ AC = 1 \\ CY = 0 \end{array}$$

{LN:17} > F; AC=1

{HN:5} < F; CY=0

Justify



Ans 51


{ 1 < 9 & AC=1 → Actual > F
LN
so add '6' to LN }
{ 5 < 9 & CY=0 → Actual is 5
HN
no need to add '6'
to HN }

$$\begin{array}{r} 51 \\ 6 \\ \hline 57 \end{array}$$

EX 1
 88 _____ 1000 1000
 89 _____ 1000 1001
 177 _____ 0001 0001 [11H]

{LN: 17} > F; AC=1
 {HN: 17} > F; CY=1

AC=1
 CY=1



Ans 11

{ 1 < 9 & AC=1 ∴ Actual > F, so add 6 to LN }
 { 1 < 9 & CY=1 ∴ Actual > F, so add 6 to HN }

11
 66
177

(d) Zero flag

cond: "Is the ALU o/p (Acc) value zero" → T = set = 1 = Z
 → F = reset = 0 = NZ

{ value status }
 { 0 1 }
 { ≠ 0 0 }

② sign flag -

condiⁿ → "Is the MSB bit of a ALU o/p (acc) contain "1"
→ T = set = 1 = NG (-ve logic)
→ F = reset = 0 = PL (+ve logic)

③ overflow condiⁿ

cond: There is a carry into the MSB & no carry out of the MSB (or) vice versa"
→ T = set = 1 = OV (overflow)
→ F = reset = 0 = NO NV (NO overflow)

④ control flags

Based on the status of control flags some of the o/pⁿ in the H/W is controlled according to a 8086 PSW, & three control flags are present.

① TRAP Flag → 1: single step prog. exeⁿ (-t); trace
→ 0 (At a time prog. execⁿ (-g); go at every step it generate trap. want to see final result. It will reset trap flag. It does not generate trap flag in b/w.

② Interrupt flag → 1: Enable the Interrupt (EI)
→ 0: Disable the Interrupt (DI)

Interrupt is signal w/c is generated by the low speed component out of 3 component, IC is low speed component.

Door is open Interrupt flag is 1
Door is lock " " " " 0 → Stud stands o/s

now a high priority interrupt never disabled by the CPU

direction flag \rightarrow $\begin{cases} 1 : \text{Auto decrement (STO)} \\ 0 : \text{Auto Increment (LD)} \end{cases}$ $\xrightarrow{\text{set}}$ direct $\textcircled{3}$
 $\xrightarrow{\text{clear}}$ direct

Q consider the foll. 2's complement data & perform the arithmetic addⁿ o/pⁿ. what is the status of a carry, zero, sign & overflow flag in the computation.

Data $\textcircled{1}$ $\textcircled{2}$ $\textcircled{3}$ $\textcircled{4}$ $\textcircled{5}$ $\textcircled{6}$ $\textcircled{7}$ $\textcircled{8}$
 10011011 \rightarrow positions.

0110000 \rightarrow Accumulator

- Carry = 1 (C)
- Parity = 0 (PO) (odd 1 in accumulator)
- AC = 1 (AC)
- Zero = 0 (NZ) value not = 0 flag become zero
- Sign = 0 (PL)
- OV = 1 (OV) Ans (1,0,0,1)

Q consider the foll. 8 bit data computaⁿ, what is the status of a carry, zero, & overflow flags in the computation.

(-121) + (-69)

~~11111001
11000101~~
 0

69
 32
 +
 96
 16
 112
 8
 120

121 : 01111001
 \downarrow
 2's complement
 \downarrow

69 : 01000101
 \downarrow
 2's complement
 \downarrow

$$\begin{array}{r} 10000111 \\ 10111011 \\ \hline 01000010 \end{array}$$

$$\text{Carry} = 1$$

$$\text{Parity} = 1$$

$$A C = 1$$

$$\text{Zero} = 0$$

$$\text{Sign} = 0$$

$$O V = 1$$

Ans (1, 0, 1)

Addressing Modes (AM)
 data locⁿ / Busⁿ locⁿ specified by AM | AM show the path of respective entry.

Implementⁿ type

- opcode
- type of inⁿ
- type of mode used in the instr
- where operands are present

① Addressing modes shows the location of required object. object may be the data or instruction.


② output of a AM is effective addr^s (EA)

③ Effective addr^s is the actual addr of a object. object equal to EA.

Object = [EA] sq. bracket indicate content of EA

④ In the instrⁿ design AM is implemented

- ① Implicit: opcode itself indicate the type of AM.
- ② explicit: mode field is used in the instruction format to indicate the type of AM. i.e.,



↓
 ~~$\log_2 \#AM$~~
 $\log_2 \#AM$

Ex. 8AM used
 $\log_2 8 = 3 \text{ bit}$

③ Different symbols are used to refer the various AM.

- I. #/I — Immediate AM
- II. RegName — Reg. AM
- III. [] — Direct AM
- IV. @/() — Indirect AM
- V. Index
 regName — Indexed AM
- VI. +|- — Auto Indexed AM

④ Different types of Addressing modes used in the computer S/S is as follows.

Flow chart in next

Page.



AM



① Sequential control flow AM's

[focused on data]

② transfer of control flow AM

[focused on instrⁿ]



③ Register Based AM

[EA = Reg Name]



1. Reg / Reg direct AM

④ mem Based AM

[EA = mem ad^{rs}]



1. Implied AM
2. Immediate AM
3. direct AM
4. Indirect AM
5. Indexed AM
6. Auto Indexed AM

⑤ mem Based AM

[EA = mem ad^{rs}]



1. Relative / PC-rela AM
2. Based / Base reg AM

① Sequential control flow AM

• These modes all concentrate on the data loc so data transfer & data manipulaⁿ instr^s are designed with a sequential control flow AM.

• Data is present in the computer in two possible places registers & mem. so there are two types.

① Register Based AM.


① Register Based AM

- These modes are used to access the data when it is in the register. So EA is register name.
- In this category only 1 addressing mode is employed.

(1.1) Register AM

This mode is used to access the local variables. In this mode data is present in the register, the corresponding register name will be maintain in the ad^s field of a Instrⁿ

Oneⁿ design.




RR → register reference
 Register is internal comp. of CPU.
 Same speed as CPU. ^{mic}
 So no cycle is required.
 RR → negligible

Actions

IRR → to access the data

Ex 1 word design. Oneⁿ



Process data

IC:

PC	EC				
IF	ID	OP		PD	WB
		S ₁	S ₂		D
IMR	-	IRR	IRR	IALU	IRR

Q If a above insⁿ is 5 word long:

PC	EC				
IF	ID	OP		PD	WB
		S ₁	S ₂		D
IMR	4MR	IRR	IRR	IALU	IRR

Q If a above insⁿ is a 12 byte long execut on a 16 bit MP.

PC	EC				
IF	ID	OP		PD	WB
		S ₁	S ₂		D
IMR	5MR	IRR	IRR	IALU	IRR

word size = 16 bit
2B.

∴ insⁿ size = 12B
= 6W

② Mem Based AM


These modes are used to access the data when it is in the mem. so effective adrs is mem adrs.

Different AM are employed in this category

②.1 Implied/implicit AM

• In this mode data infoⁿ is present in the opcode itself.

Instrⁿ Design.



Ex STC : set carry
↓
CY=1

all zero adrs^{rs} are^h is derived from Implied.



Ex CLC : clear carry.
↓
CY=0

Ex ADD : on a stack CPU
↓
pop
pop
+
push.

• All the zero adrs^{rs} instruⁿ are designed with a Implied AM.



2.2 Immediate AM

- This mode is used to access the constants.
- In this mode data is present in the add^{rs} field of a instruction.





Limitation

- Range of constants are restricted by the size of add^{rs} field i.e. n bit add^{rs} field support.
 - { 0 to (2ⁿ-1) } unsigned constant or
 - { -(2ⁿ⁻¹) to +(2ⁿ⁻¹-1) } range of signed constant.
- Immediate mode is not used as a destination mode becoz const doesn't have the storage functionality.



Q. Consider a 32 bit hypo. Proc^r w/ C support⁽¹³⁾
 1 word Instrⁿ. Instrⁿ format contain opcode,
 2 reg. ad^s field & immediate field.
 CPU Instrⁿ set contain 24 Instrⁿ & supports
 64 registers. What is the largest unsigned
 constant possible in the Instrⁿ.

Word size = 32 bit
 Instrⁿ size = 1W = 32 bit






Ans. $(2^{15} - 1)$

- ① smallest unsigned constant = 0
- ② largest " " = $(2^{15} - 1)$
- ③ smallest signed " = $-(2^{15} - 1)$
- ④ largest " " = $+(2^{15} - 1)$
 $= +(2^{14} - 1)$
- ⑤ # unsigned / signed constants = 2^{15}

4-2016


Q. A hypo. computer supports Instrⁿ format
 with 4 bit opcode field, 2 register operands
 value operand & 13 bit immediate field. Processor



Instrⁿ size = 39 bits
 $\approx 5B$

2.3. Direct / Absolute AM.

- This mode is used to access the static variable.
- In this mode data is present in the mem, the corresponding mem ad^{rs} will be maintained in the ad^{rs} field of a instrⁿ.




mem register is countable here.

EA = Adrs field value

Data = [EA]
 = [m/m adrs]

Actions

IMR → to access the data



FC	EC				
IF	IO	OF		PD	WB
		S1	S1		D
IMR	IMR	IMR	IRR	IAD	IMR

P ↓
7682
 m/m adrs
 where EA
 present

Q.4. Indirect Addressing modes

- This mode is used to implement the pointers.
- In this mode adrs field of the instruction contain adrs of a Effective adrs i.e.,

EA = [adrs field value]
 Data = [EA]

Q why M from [adrs field value]

1st reference → to get the 'EA'
 2nd reference → to access data.


Based on the availability of a EA, Indirect AM mode is divided into two types.

- ① Register Indirect AM.
- ② M/M Indirect AM.

2.4.1 Register Indirect AM

On this mode EA is present in the register. The corresponding register name will maintain in the addr's field of a instruction.

Instruction design:



→ When reg is sq bracket from that reg. special value is access not data.
 → Reg w/o bracket is by def used to store the data.
 So no need to write Reg in sq bracket.

$EA = [Addr\ Field\ value]$


↓
Reg. Name

$Data = [EA]$

[cc name]

Actions

IRR → to get the EA
 IMR → to access the data.




FC	EC				
IF	ID	OF		PD	WB
		S ₁	S ₂		D
LMR	2MR	IRR IMR	IRR	ALD	IRR LMR

2.4.2 Memory Indirect AM

• In this ad^s @ mode EA is in the m/m. The corresponding m/m ad^s will be maintained in the ad^s field of a instrⁿ

Insⁿ design




$EA = [Ad^{rs} \text{ Field value}]$
↓
mem ad^{rs}

$Data = [EA]$
 $= [[\text{mem ad}^{rs}]]$

ACTIONS

IMR → TO get the 'EA'

IMR → TO access the data.



FC	EC				
IR	ID	OF		PD	WB
		S ₁	S ₂		D
IMR	2MR	2MR	IRR IMR	IALU	2MR


IRR → register reference
 IMR → mem reference.

Q. A hypothetical processor 1 word. opcode w/c contains the ~~addr~~ AM implementⁿ along with a type of opⁿ, processor supports 2 ad^{rs} Instrⁿ format where Ad^{rs} 1 is also used as a dest^{ion}, ad^{rs} 1 uses the Indirect ad^{rs}ing & ad^{rs} 2 uses the direct ad^{rs}ing. Processor supports 64 KB mem.

a) How many bits are required to encode the Instrⁿ when word length of processor is 16 bit.

FC	EC			
IF	ID	OP	PD	WB
		(S ₁) (S ₂)		(D)
1MR	2MR	2MR	1MR	2MR
		1ALD		


{ 5 mtc cycles are required }



Total IAS⁴ fetch is 3.

2.5. Indexed / Base Indexed AM

- This mode is used to access the random array elements from the mem (to implement the array implementation in the h/w). constant also depends on word length
- In this style of accessing two parameters are required they are Base ad^{rs}, Index value.




- In this mode EA is obtain by adding the constant value to a content of the index register, i.e.,

$$EA = \underset{\substack{\text{value} \\ \downarrow \\ \text{Base ad}^{\text{rs}}}}{\text{Ad}^{\text{rs}} \text{ field}} + \underset{\substack{\downarrow \\ \text{Index value}}}{[Ri]}$$

$$\begin{aligned} \text{Data} &= [EA] \\ &= [\underset{\text{value}}{\text{Ad}^{\text{rs}} \text{ field}} + [Ri]] \end{aligned}$$


Actions:

Ansⁿ design




Ex

4 word Ansⁿ




r₁ is an index reg.


IR } ID



⇓

$$r_0 \leftarrow r_0 + m[3 + [r_1]] \rightarrow PD$$





PC : 1MR
 EC : 4MR
 Ins cycle (IC) : 5MR


Note → When the processor supports both base and index registers then we can load the base ad^{rs} & index values in the respective registers. So instrucⁿ ad^{rs} format contain base & index register names.

Ex 8086 L₁


Bx Reg → Base reg.

SI/DI Reg → Index reg.

Insⁿ design :




Base register
Name




Base ad^{rs}

Index register
Name




Index value



IMR → to get the EA.
 IMR → to access the data.

Instrⁿ Design



This mode take longest time to access the data
 It's not in the practice..

2.6 Auto Indexed AM.

- This mode is used to access the linear array element from the m/m. In
- In this style of accessing only one parameter is required.

Base Ad^{rs}

↓
Starting / ending
ad^{rs} of an
array.

↓
Present in the
Base register (R_b).

- In this mode EA is calculated either by incrementing or decrementing the content of a base register with a step size.
- Step size is depends on the word length of a CPU. so it is a fixed constant.

$$EA = [Base_{reg}] (+/-) \text{step size}$$

$$Data = [EA]$$

$$= [[Base_{reg}] (+/-) \text{step size}]$$



Actions

IRR → To get the Base ad^{rs}

Arithmetic → To cal. the EA

IMR → to access the data

Ansⁿ Design:



- * Transfer of control flow AM
- These modes are concentrates on instruceⁿ locations so EA indicates the ad^{rs} of a next instruceⁿ
- when the prog contains control structures then program control will

Code

```


1000 : I1
1001 : I2 (goto l1)
1002 : I3
1003 : I4
⋮
⋮
(l1) 2000 : I5n
      2001 : I5n
      ⋮
      ⋮

```

Expected
o/p

I₁ - I₂ - I₅ⁿ - I₅ⁿ

Execuⁿ



Actual o/p

I₁ - I₂ - I₅ⁿ - I₅ⁿ

To implement the control structure in the base two special instruction is used name as transfer of control instruction (Jump/Branch/Skip)

Transfer of control instruction is design with a AM to calculate the target address.
diff addresses jump used mem


① Relative / PC-relative AM

② Based / Base Reg AM

These addressing modes depends on the m/m organisation. Let us consider ~~to~~ 8086 m/m design to analyse. The ~~are~~ above AM i.e. 8086 supports 1MB m/m, organised into a 16-logical segments with each segment size, of 64KB.


Before org

1MB $\rightarrow 2^{20}$ cells




After organ

• 1MB $\Rightarrow 16 \times 64KB$
 $\downarrow \quad \downarrow \quad \downarrow$
 $2^4 \quad 2^6 \quad 2^{10}$
 $\Rightarrow 2^{20}$ cells



Base address offset \rightarrow internal address is known as offset
 20 bit address


1



$I_1: \text{Jmp } d_1$

$$\{ EA = PC + \text{Relative value} \}$$

2




$I_1: \text{call } l_1$



$$\{ EA = [\text{Base Reg.}] + \text{relative value} \}$$

x) Relative addressing mode.

- When the target instruction is present in the same segment then during the prog. execution control will be transfer within the segment called as Intra segment TOC.
- Above opⁿ is implemented using Relative AM.
- In this mode EA is obtained by adding the Relative value to a PC.
- Relative value means distance b/w the current locan to target locan. It is a signed constant present in the addr^s field of instruction.



- When the target-instruⁿ is present in a different segment the during the program execution control will be transferred b/w the segments called as Intersegment TOC.
- Above opⁿ is implemented using Base register AM. In this
- In this mode EA is obtained by adding a content of base





Note → ① PC relative & Base register both of the modes are used for program relocation at runtime.

② Base register AM is best suited to locate the position independent codes.
reusable codes

Q. Consider a 16bit hypothetical processor w/c supports 10 byte instrⁿ. Instrⁿ is design with a PC relative jump opcode. Ad^{rs} field of the instrⁿ contain sign constant as -32. Instrⁿ is stored in the mem with a starting ad^{rs} of 34683 decimal onwards. ① What is the branch ad^{rs} ② If the base register contain 43684 then what is the branch ad^{rs}, when the instrⁿ is designed with base register AM.
③ If index register contain 28 what is the branch ad^{rs} when the instrⁿ is designed with a base Indexed AM.


my
-32
34683
① Branch ad^{rs} next Page

Instⁿ size = 10B



↓
decode
Instⁿ is a
5 words Instⁿ


↓
4MR Required; PC: 34693



↓ ↓
uncond relative
TOC value.


↓
PC-relative AM

↓
EA = PC + relative value
= 34693 + (-32)
= 34661



1A
add the
relative
value
to
PC

EC




↓ ↓
unconditional relative
TOC value.

↓
Base reg AM

↓
EA = 43687 + (-32)
= 43652



PC: ~~34693~~
43652



↓ ↓
uncond. Relative value.
TOC

PC: ~~34693~~

Q. Consider a 16 bit hypothetical processor w/c supports 8 bit opcode & 8 bit addr in formatted instrⁿ. Instrⁿ is design with a PC relative jump opcode. Instrⁿ is stored in the mem with starting addr of 2345 decimal onwards. During its execution control will be transfer to a 2321 locⁿ. what is the relative value in hexadecimal format?




two cells required for storing in Byte.


- EA = PC + relative value.
- 2321 = 2347 + relative value
- ∴ relative value = 2321 - 2347

relative value present in 8 bit addr field here.

∴ -ve data that's why 2's complement needed.






Q Consider 8 Byte long Jump Instruction is stored in the word addressable mem with a word size of 16 bit. It is stored in the mem with a starting ad^s of 1234 decimal onwards. During its execution control will be transfer to 1246 ad^s. What is the relative value in ~~actual~~ format when the ad^s field size is 12 B - 12-bit.



word size = 16 bit (2B)

Instⁿ = 8B long
 = 4 words

m/m storage



EA = PC + relative value

1246 = 1238 + r

r = 1246 - 1238 = 8

000 000 001 000
0 0 1 0
(0010)8

A hypo. processor with diff. operand accessing mode name as Immediate, Register, direct, w/ w/ Indirect & Indexed addressing mode. In the prog. 20 Instru^n are register based, 40 Instru^n are direct based, 60 Instru^n are Indirect based, 30 Instru^n are Indexed, 10 Instru^n are Immediate. Processor is operating with a 500 MHz clock frequency. what is the average operand accessing type in the program code. what is the average when the w/ w/ reference consumes 8 cycle, ALU op^n consumes 3 cycle zero cycle consume to refer the register & access the data directly from the Instru^n

Table with columns: Instru^n, AM, cycles. Rows: I. 20 Reg 0, II. 40 direct 1MR (8 cycles), III. 60 Indirect 2MR (12 cycles), IV. 30 Indexed 1RR (9 cycles), V. 10 Immediate 1ALU (3 cycles), VI. 10 Immediate 1MR (6 cycles), VII. 10 Immediate 0.

$$\# \text{ cycles/Prog} \rightarrow \left[(20 \times 0) + (40 \times 6) + (60 \times 12) \right. \\ \left. + (30 \times 9) + (10 \times 10) \right]$$

$$= 1230 \text{ cycles.}$$

$$\text{cycle time} \propto \frac{1}{\text{clock freq.}}$$

$$\text{cycle time} = \frac{1}{500 \text{ MHz}} \text{ sec} \\ = \frac{1}{500} \times 10^{-6} \text{ sec}$$


$$\begin{aligned} &= 2 \text{ ns} = 0.002 \times 10^{-6} \text{ sec} \\ &= 2 \times 10^{-9} \text{ sec} \\ &= 2 \text{ ns} \end{aligned}$$

$$\therefore \text{OP time/prog} = 1230 \times 2 \text{ ns} \\ \text{operand fetch} = 2460 \text{ ns}$$



$$\text{Avg. of time} \Rightarrow \frac{2460}{160}$$

$$\Rightarrow 15.37 \text{ ns}$$

Q consider a hypothetical processor w/c is operating with a 2.3 usec clock, Instrⁿ is designed with 4w long, it contain opcode along with 2 operands operand 1 uses indirect adⁿg & operand 2 uses direct adⁿg. when the opcode is ALU opcode then result will be placed into a operand 1 locati
assume that m/m reference consumes 4 cycles & ALU opⁿ consumes 2 cycle, what is the time required to complete the instrⁿ when the opcode is



4 word Instrⁿ



Time required to complete the Instrⁿ = $\left[(9MR * 4C) + (1ALU * 2C) \right] 2.3ns$
 = 87.4ns

Q No 10
 Consider a 16 bit hypothetical processor w/c supports 8 bit opcode & 8 bit bit ad^s formatted Instrⁿ. Instrⁿ is store in the m/m with a starting ad^s of 8888 decimal onwards processor contains 1 Register name as R0 w/c holds 186 value. Ad^s field of the Instrⁿ contain 200, w/c content of 200 is 156. cal the effective ad^s. when the instruction is designed with (a) Immediate mode.

- (b) Reg mode
- (c) Direct mode.
- (d) reg. indirect mode
- (e) m/m. indirect mode
- (f) Indexed mode with R0 as a Index Reg.
- (g) Pre auto Increment mode with R0 as a Base Reg.
- (h) Relative mode.
- (i) Base Reg mod. with "R0" as a Base Reg.

Instruction Set (Types of Instruction or Type of operation) 57

Processor contains the 3 category of the Instruⁿ name as: ① data transfer Instruⁿ (mov, Load, Store, push, pop, In, out etc)

② data manipulation:

②.1 Arithmetic Instruⁿ [ADD, SUB, MUL, DIV, INC, DEC, etc]
↳ INR ↳ DCR

②.2 Logical Instruⁿ [AND, OR, XOR, CMP, etc]

②.3 Shift & Rotate Instruⁿ


②.1 Inc, Dec used for counting, so it has a limit. Once the limits are satisfied, counts are automatically roll back

Inc → Incr → addⁿ → carry flag not affected
 Dec → " → subtraⁿ → carry flag affected

Once one bottle is full make it empty & again fill
 can't handle consider overflow water can't measure.

verify chap 1
Note

① During the execution of ~~measurement~~ increment Instruⁿ value of 1 is added to a register or mem content. when the register satisfies the upper limit then value will be roll back to zero w/o change the carry flag.




r0 ← r0 + 1

carry out of MSB.

Ex r0: 01111111 Addⁿ

r0: 00000000

② During the execution of decrement instruction value 1 is subtracted from the register or m/m content. when it satisfies the minimum limit. value will be roll back to upper limit.




out of MSB carry flag is there.
Base of the MO.SIS is Borrow
2-3 Base 10
- 19


borrow into MSB

CMP

This Instrⁿ is used to compare the register contents. It invokes the subtraⁿ o/pn during the execution after the execution result will be available in the zero & carry flags of a PSW.



{ operand 2 = operand 1 }



{ operand 2 < operand 1 }


Ex $\boxed{\text{cmp } r_0 / r_1}$ $r_0 = 40H$
 $r_1 = 80H$
 \downarrow
 SUB
 \downarrow
 $(r_0 - r_1)$
 \downarrow
 $r_0: \begin{array}{r} 0100\ 0000 \\ 1000\ 0000 \\ \hline 1100\ 0000 \end{array}$
 \downarrow
 $\boxed{Z = 0, CY = 1}$
 \downarrow
 $\{ \text{operand 2} > \text{operand 1} \}$

2.3 Shift & Rotate


Rotate
 circular shift
 LSB connected
 to MSB.

Shift o/pⁿ is used to move the data bit-by-bit from right to left or left to right directⁿ with loss of data.


Classificaⁿ of a shift o/pⁿ is two types.






LSL In the logical shift o/pⁿ data bits are moving to left or right directⁿ including the sign bit.



LSR




Ex




In the arithmetic shift opⁿ data bits are moving to left or right directⁿ except the sign bit.

ASL




if $n-2$ change to $n-1$ sign will change so $n-2$ will be lost




Implementation wise.



$$\{ ASL = LSL \}$$

ASR






↓ r0 = (FCH) data in hexadecimal format.




19/8/2017
Saturday
Class - 6

* Rotate Instruction


while execution of this instruction data bits are moving to left or right direction w/o loss.




ROL :




ROR :




RCL :




RCR :



• RCL Instrⁿ : 4 times
 { Reg size = 4 bits }
 1st time : carry sel-
 2nd time : Resel-
 3rd " : sel-
 4th " : sel-
 data in the reg.




Reg size = 4 bit
 Reg-A




Extra [X] : initial


RCL Instrⁿ




[A₀] : carry set/resel-



[A₁] : "




[A₂] : "



[A₃] : "

to get the initial status in ^{the} one more registers: one more RCL ^{we rotate} ~~required~~ ^{ryt along} with carry.



① data → Reg.

② Reg/2

③ If remainder = 0 then data in the Reg is even else odd.

- 1 - 001
- 2 - 010
- 3 - 011
- 4 - 100
- 5 - 101
- 6 - 110

we can apply RCR & Read. carry.


③ Transfer of control Instructions

- ③.1 unconditional JOC
- ③.2 conditional JOC

① unconditional JOC


While execution of this instruction, Program control will be ~~long~~ transfer to a target location without checking any condition.

Ex JMP 2000



• This Insⁿ is used to implement the unconditional selection statement (go to) & the m/c control Instrⁿ (halt).

• Halt → (stop the execuⁿ of prog.)



• Halt is a m/c control Insⁿ, invokes the unconditional jump instruction with starting adrs of a halt as a target adrs, during its execution. i.e

same location again & again w/o change in data. \therefore user point of view program execution is completed when the halt is executed, but CPU point of view halt is executed ∞ no. of times.


- when the CPU enters into a halt state then reset operation is required to clear the PC value, to execute the new program.

Code:

I inform
CPU
plz stop
at I₃

1000 : I₁
1001 : I₂
1002 : I₃ (Halt)
1003 : I₄
1004 : I₅
⋮

execution stmt



Old sequence :

I_1 : MOV r_0 , # uses i/p $r_0:100$ by using this Instrⁿ → Petrol pump use the halt of

I_2 : MOV r_1 , # 00 $r_1:00$

(4) I_3 : start the gun: unit of petrol flow unit

I_4 : INC r_1 $r_1 = 1$ $r_1 = 2$

I_5 : CMP r_0, r_1 100 CMP 1 (NZ), 100 CMP 100

I_6 : JNZ l_1 NZ(F) NZ(T) PC: l_1

I_7 : Halt.

3.2 conditional JOC

while execution of this instrⁿ, associated condition is evaluated based on the status of a previous instruction.

When the condition is true then the control will be transfer to a target-locⁿ otherwise seq. Instrⁿ in the instrⁿ will be executed.

Ex JNZ 2000

Instrⁿ: JNZ 2000: mem

↓
JNZ 2000: CPU

PC: seq. ad^rs

} PC

JNZ | 2000 : Instrⁿ format-

↓
cond. JOC

↓
EA

↓
direct AM

↓
target ad^rs

↓
COND: NZ

↓
NZ compare status of a zero flag.

↓
true

↓
false

↓
PC: seq. ad^r

↓
PC: seq. ad^rs

} PC


code

```

1000 : I1
1001 : I2
1002 : I3 (Dec r0); r0 = 2
1003 : I4 (JNZ $1001)
1004 : I5
1005 : I6
:
:



```

Execution



• This instruction is used to implement the conditional selection stmts i.e. (if, switch) & various iterative stmts (for, while, do while). In the base h/w. (Final)

Control Structures



Q Why return does not contain address.

- It is reusable code, u can call it anywhere. ^{In the applica}
- Subprogram can be call many times.
- Return Addr^s depends on calling fun^r. u cant fix it
No fixed ret ad^s connected to program.

*) Subprograms


defⁿ → subprogram is a reusable program, means that repeatedly occurred functionality is develop as a subprogram only once, later refer to it in the applicaⁿ many times.

Characteristics

- single entry - single exit
- main program is suspended during the execution of a subprogram.
- control will be transfer back to main program after completion of a subprogram.


Implementation

Pair Instruⁿ is used to implement the subprogram in the base h/w.




- In this implementation stack is used to store the return ad^{rs}.
- Return ad^{rs} is a next insⁿ ad^{rs} after the call insⁿ it will be varies, depend on the calling position of a subprogram.


code



B stands for nothing it is used to differ late blw main prog. & subprog.




- These all are different TOC Instrucⁿ





Interrupt cycle

- Interrupt is a signal w/c is generated by the low speed component in the computer (IO).
- Interrupt cycle is connected at the end of execution cycle so CPU respond to a interrupt only after the completion of a current instruction execution.



- CPU reads the status of a interrupt pin after the execution cycle to detect the interrupt.


Ex



- When the CPU detect the interrupt then it saves the PC value into a stack later transfer the control to interrupt vector table. (IVT)

- IVT is a part of the m/m where the interrupt subprogram ad^s are present.

- Interrupt subprograms are sufficed with a vector ad^s end with a IRET / RETI / RFE insⁿ.



- During the execution of IRET insⁿ invokes the pop opⁿ to restore the PC with a return ad^s. ∴ after service the interrupt, control will be transfer to a user program.

Note \rightarrow objective of a interrupt cycle is, interrupt subprogram initialization, in this process PC value saved into a stack, later vector adrs will be loading into a PC.

\Rightarrow Two process are present to process the interrupt

- 1) single interrupt processing
- 2) nested " " "

1) single interrupt processing.

In the 1st approach, CPU services the request in a sequence means disable the further interrupt during the execution of a current interrupt.

2) nested interrupt processing.

In the 2nd approach CPU will be services the interrupt based on the priority (Preemption).

Q1) Consider a hypothetical CPU w/c supports 4 interrupts with a respective service time of

(I_1, I_2, I_3, I_4)
 $20ns, 40ns, 30ns, 10ns.$

response time of a interrupt is '2ns'.


I_1 has the highest priority & I_4 has the least priority what is the range of time required to service the I_4 interrupt when the interrupt may or may not occur simultaneously.

$$\text{Total time} = \text{Response time} + \text{service time}$$


Range \rightarrow minimum to maximum

delay b/w request line & ack. line is 'R.T.'

① Min time required for " I_4 " : only one INT. at a time



② Max. time required for "I+" : All 4 INT'S present { with simultaneous occurrence } at a time



∴ Range of time : { 12ns to 108ns }
Req. for I₄

Q2) Consider a hypothetical CPU used to execute the program w/c contain 80 Instrⁿ (I₁ to I₈₀)
Avg - CPU Cycle per Instrⁿ is 8. If interrupt occurs during the execution of I₈ Instrⁿ then after how many cycle CPU will be respond to a interrupt in the program execution.

Ans 8 × 8 = 64 cycle
Interrupt occurs during the I₈ Instrⁿ
So, CPU respond to the interrupt after "I₈" Instrⁿ execution.

∴ # cycles required upto I₈ Instrⁿ Execⁿ
= 8 × 8 cycles
= 64 cycles.

Q3) Consider a hypothetical processor used to execute the following code, word length of the CPU is 16 bit, m/m reference consumes

in the m/m with the starting ad^{re} of (AAA)H

<u>Progⁿ</u>	<u>meaning</u>	<u>size (in words)</u>
move r ₀ , @ 2000	$r_0 \leftarrow M[2000]$	4 8
move r ₁ , [2000]	$r_1 \leftarrow M[2000]$	2 4
Add r ₀ , @ r ₁	$r_0 \leftarrow r_0 + M[r_1]$	3 6
mul r ₀ , r ₁	$r_0 \leftarrow r_0 * r_1$	2 4
mov 3(r ₀), r ₁	$M[3+r_0] \leftarrow r_1$	3 6
mov r ₁ , 4(r ₀)	$r_1 \leftarrow M[4+r_0]$	3 6
sub r ₀ , r ₁	$r_0 \leftarrow r_0 - r_1$	2 4
halt	mic halts	1 <u>2</u>

- a) If an interrupt occurs during the execution of a halt instruction what will be the return ad^{res} pushed into a stack.
- b) How many cycles are required to access the operands (read & write prog. exeⁿ)
- c) How many cycles are required to complete the program.


P_{1011/1213}
1 2

a) • word size = 16 bit
= 2B

• m/m \Rightarrow byte addressable by default

Storage

I ₁ :	AAA	—	AB1
I ₂ :	AB2	—	AB5
I ₃ :	AB3	—	ABB
I ₄ :	ABC	—	ABF
I ₅ :	AC0	\rightarrow	AC5
I ₆ :	AC6	\rightarrow	ACB
I ₇ :	ACC	\rightarrow	ACF



PC	EC					Operand.	
	IF	ID	OE		PD		WB
			S1	S2			D
I1	1MR	3MR	2MR			1RR	
I2	1MR	1MR	1MR			1RR	
I3	1MR	2MR	1RR	1RR 1MR	1ALU	1RR	
I4	1MR	1MR	1RR	1RR	1ALU	1RR	
I5	1MR	2MR	1RR			1RR 1ALU 1MR	
I6	1MR	2MR	1RR 1ALU 1MR			1RR	
I7	1MR	1MR	1RR	1RR	1ALU	1RR	
I8	1MR	-	-	-	-	-	

Parameters are empty.

It is executing as time as to program it execute one time. ~~26MR~~

Operand access $\Rightarrow 6MR + 2ALU + 15RR$
 $\Rightarrow (6 \times 60) + (2 \times 20) + (15 \times 0)$
 $\Rightarrow 40$ cycles.

Program Execution time = $[26MR + 5ALU + 15RR]$
 $\Rightarrow (26 \times 60) + (5 \times 20) + (15 \times 0)$
 $\Rightarrow 166$

Types of Interrupts

Whenever CPU interest up

then → RST (A.S)

Vector Interrupts
not require ack

vector = 4.5 × word length
at 15 = 4.5 × 8

16/36
2-7 (27)H

Basically 2 types.

S/W & H/W

generated signal is called H/W interrupts



→ S/W I is a bus

w/c is defined

→ In the comp. design to execute I/O w/c are present in the program area.

End of pt of view maskable & non maskable not present

Interrupt vector



1) Hardware Interrupt

It is a signal generated by the h/w components in the computer design h/w is interface using internal interface or external interface so h/w interrupts may be a internal interrupt or external interrupt.

External interrupt is a signal generated by the external h/w.

Eg → power supply.
Basic I/O devices

(key board, printer, etc)

Internal interrupt → is a signal generated by the internal h/w.

Ex → Temp. senses, timer, clock, critical sensors in the motherboard, Invalid opcode, divide-by-zero, Stack overflow, etc. (67)

On the CPU design, how pins are reserved to hold the h/w interrupts.

2) Software Interrupts.

It is an Inst, used to execute the, predefined I/O funⁿ in the processor area.

Ex. system calls.

3) Maskable Interrupts

It is a low priority interrupt, so CPU may or may not respond to this interrupt after the execution cycle. ∴ low priority I/O devices are connected to this pin.

4) Nonmaskable Interrupts

It is a high priority interrupt, so CPU compulsorily respond to this interrupt after the execution cycle, ∴ high priority I/O devices are connected to this pin.

5) vectored Interrupts.

This Interrupts contain the vector so vector addⁿ is calculated based on the interrupt-vector.


6) Non vectored Interrupts

This Interrupts doesn't contain the vector so

Ex INTR pair with \overline{INTA}



7) Level triggered Interrupts.

This interrupt is based on the levels of a clock pulse.



8) Edge triggered Interrupts.

It is enable based on the rising edge or falling edge transition of a clock pulse.



RISC (VS) CISC

20/8/2017

(68)

Sunday
class-7

★ Characteristics of RISC

- ① reduce instruction set-computer. It supports more registers.
- ② it supports less addressing modes
- ③ " " fixed length instructions
- ④ " " successful pipeline.
- ⑤ CPI = 1
- ⑥ It is a super computer.
- ⑦ It is used in the real time application.
- ⑧ It is a high expensive processor
- ⑨ It contains optimized smaller instructions set
- ⑩ It uses hardwired control unit.
- ⑪ Ex. Motorola processor, power pc processor, ARM processor.

Supercomputer is RISC comp.
→ RISC comp have smaller optimized instructions
→ practical comp. are Motorola all personal comp. are CISC.

★ Characteristics of SE CISC (Complex Instruction set computer)

- ① It supports less registers
- ② " " more addressing modes
- ③ " " variable length instructions
- ④ " " unsuccessful pipeline
- ⑤ CPI \neq 1
- ⑥ It is a general purpose computer
- ⑦ It is used in the personal application.
- ⑧ It is a less expensive processor.
- ⑨ It contains complex instructions set.
- ⑩ It uses micro program control unit.
Ex. Pentium Processor.

★ Register organization in Risc CPU.

Risc supports more no. of register, categorized into 4 groups.

① Global register set (G)

② Local Register set (L)


③ In Register set (C)

④ out Register set (C) ↳ common


In a Risc CPU register window is formed by grouping the local, In & out register set.

Global register are also accessible by the register window ∴ no. of register in the window is calculated as:

$$\text{Window Size} = L + 2C + G$$



In the Risc CPU reg. windows are organize in a overlapping order i.e. one window out register are used as a In register in another window.



Register in the CPOC reg file

$$42(30) + 32$$

$$\Rightarrow \boxed{w(L+C) + G}$$

w : # windows

L : # local registers

G : # Global "

C : # In/out "

$$42(20+10) + 32$$

$$\begin{array}{r} 1262 \\ \underline{32} \\ 1294 \end{array} \quad \begin{array}{r} 30 \\ \underline{092} \\ 60 \\ \underline{120} \\ 1262 \end{array}$$

Q) Consider a hypo. super computer w/c contain 42 windows
CPO support 32 Global reg, 20 local reg, 10 In. reg
& 10 out reg. What is the window size of reg. file
size in the computer.

$$\begin{aligned} \text{window size} &= L + 2C + G \\ &= 20 + (2 \times 10) + 32 \\ &= 72 \end{aligned}$$

$$\begin{aligned} \text{Reg. file size} &= w(L+C) + G \\ &= 42(20+10) + 32 \\ &= 1294 \end{aligned}$$

**** End of module 1****

★ Computer components

computer s/s contain 3 fundamental components.

- ① CPU
- ② m/m
- ③ I/O

CPU organization


CPU contains 3 internal components used to process the instructions

- ① Register
- ② ALU already complete: in module 1.
- ③ control unit


★ Registers Reg. is mandatory. Every CPU must contain the CPU. ^{to hold the status of Reg}

Register is a internal storage element in the CPU. ^{to hold the status of Reg}
so CPU contain a set of mandatory registers.

- ① ^{prog. counter} PC: Holds the 16^{th} ad^{rs}
- ② IR: Holds the currently fetched opcode.
- ③ ACC: Holds the ALU i/p & ALU o/p.
- ④ ^{register} IR: Holds the ALU 2nd operand.
- ⑤ MAR: Holds the m/m ad^{rs} connected to a ^{ad^{rs} lines.} n ALU's of the s/s bus.
- ⑥ MBR/ : Holds the m/m content, connected to a data (MDR) line of the s/s bus.
- ⑦ SP: Holds the top of stack ad^{rs}
- 8) ^{flag} Flag: Holds the status of an Instrⁿ.
- 9) GPR: Holds the data.



* Micro-operation is a primitive opⁿ design in base chip.



→ design attach μ program to every actions


- ① μopⁿ is a primitive opⁿ in the base chip.
- ② Register to Reg. transfer opⁿ is a one kind of the μopⁿ.
- ③ μopⁿ takes one cycle to complete.
- ④ When the μopⁿ contain m/m sequence then it takes more than one cycle to complete.
- ⑤ μ Instrⁿ contain one (or) more μopⁿ. All the μopⁿ in the μ Instrⁿ is running in parallel, ∴ μ Instrⁿ takes one cycle to complete. Hence $\mu Instrⁿ = \mu opⁿ$.

$\left. \begin{aligned} \mu\text{Inst}^n &\rightarrow \mu\text{Op}^n \rightarrow \text{exe}^n \rightarrow \text{IC} \\ \mu\text{Inst}^n &\rightarrow 1000 \mu\text{Op}^n \rightarrow \text{Exe}^n \rightarrow \text{IC} \end{aligned} \right\}$
 In parallel

6) μInst^n or μOp^n contain set of control signals, to execute the action directly on a base h/w.

m/c
 Instruⁿ : mov r0, r1

Reg. Transfer
 Lang. (RTL) : $r_0 \leftarrow r_1$



μOp^n
 list : T1 ; $r_{\text{out}}, r_{\text{in}}$
 control signal.


↓
 $\mu\text{program}$

Add r0, [2000]
 ↓
 $r_0 \leftarrow r_0 + M[2000]$

↓
 H/w design
 ↓
 μOp^n
 list
 ↓
 $\mu\text{program}$
 ↓
 Control signals.

Mul r0, @2000

↓
 $r_0 \leftarrow r_0 + M[2000]$




↓
 μOp^n
 list
 ↓
 $\mu\text{proc.}$
 ↓
 Control
 signals.

* Micro program for o/pⁿ fetch using direct addressing mode. (21)

• sequence of a uo/pⁿ executed in the base h/w to satisfy the meaningful action is called as μprogram.

✓ μprog. for Insⁿ fetch is H/w sequence / H/w design.



T₁: PC^{out}, MARⁱⁿ
 T₂: MBR^{out}, IRⁱⁿ

μprog

T₁: PC → MAR; PC^{out}, MARⁱⁿ


T₂: $\underbrace{M[MAR]}_{\text{memory}} \rightarrow MBR; \text{MAR}^{\text{out}}, \text{MBR}^{\text{Bin}} \}$ system bus.

PC + I → PC; PC^{out}, Inc, PCⁱⁿ } local bus.


T₃: MBR → IR; MBR^{out}, IRⁱⁿ

T₄.

✓ OF using direct AM is:



Ex. load [2000]: ACC ← M[2000]



μprog

- T₁ : IR [Addr] → MAR ; IR Addr_{out} , MAR_{in}
- T₂ : M[MAR] → MBR ; MAR_{out} , MBR_{SBin}
- T₃ : MBR → ACC ; MBR_{out} , ACC_{in}.


✓ μprog. for OF using Indirect AM is :-

Instrucⁿ Design with :
Indirect AM



addr of a 'EA'

Ex. load @2000 ; ACC ← M[[2000]]




μprog

- T₁ : IR[Addr] → MAR
- T₂ : M[MAR] → MBR
- T₃ : MBR → MAR
- T₄ : M[MAR] → MBR
- T₅ : MBR → ACC


✓ μprog. for operand store (wb) using direct mode is,

Instrucⁿ Design with :
direct mode.



EA.


Ex. store [2000] ; M[2000] ← ACC.




μprog

- T₁: ACC → MBR; ACC_{out}, MBR_{in}
- T₂: IR [Addr] → MAR; IR_{addr_{out}}, MAR_{in}
- T₃: MBR → M[MAR]; MBR_{SB_{out}}, MAR_{out}
mem.

✓ μprog. for interrupt subprogram initialization is



new design:



μprog

- T₁: PC → MBR
- T₂: SP → MAR
- T₃: MBR → M[MAR] } sfs
mem. } Bus.

Vector addr's → PC } local Bus.

IF	ID	OF	PO	WB	INT
μ prog.	Internal	μ prog.	Internal	μ prog.	μ prog.

95
2013 (2M)

Q consider the foll. μ prog.

$T_1 : PC \rightarrow MBR$

$T_2 : \textcircled{X} \rightarrow MAR$

$T_3 : MBR \rightarrow m/m$

\textcircled{Y} vector PC

We one of the foll. optⁿ is satisfied by the above μ prog.

a) IF \textcircled{b} OF \textcircled{c} cond. JUMP @ Int. subprog initializa

if x is set

When optⁿ having abstrⁿ then
Apply ab bottom up approach
from optⁿ option.

call } sub
prog

*) control unit Design.

- control unit is a brain of the CPU.
- Pre requirement of a control unit designing is :-
 - How many control signal are in the base h/w.
 - How many m/c instrⁿ are implemented in the h/w.
 - How many μ optⁿ are required for each m/c instrⁿ.
 - What are the control signal required for each μ optⁿ for each instrⁿ

• After finalize the above requirements, control unit is implemented by using the following approaches

- ① hard wired approach
- ② μ programed

① Hard wired control unit Design

① In this design control signal is expressed in a sum of product expression format.



② control expression is directly realized by the independent h/w called as hard wired control unit.


μ program is

★ ② μ program control unit-

- control unit prog. with a μ program.
- ✓ In this design, control m/m is program with a μ programs.
- ✓ control m/m is a permanent m/m i.e ROM.
- ✓ In this design μ-sequences unit is present, used to generate the "μ instr." ad^{rs} in a sequence.
- ✓ control m/m associated with a CAR & CDR register used to hold the control m/m ad^{rs} & control m/m content respectively.
- ✓ In the control m/m "μ instr." is stored in a foll. format.

← μ instr. / control word format →





Note: Based on the style of representing "CS"
 μ Opsⁿ is 2 kinds.

- ① horizontal μ instrⁿ
- ② vertical "

Based on the kind of μ instrⁿ programmed in
the control memory, CU is 2 types.

- ① horizontal μ prog. CU
- ② vertical μ prog. CU


21/8/2017 (75)
 Monday
 class-8

Horizontal :


① # cs's in the : $\{s_0, s_1, s_2, s_3\}$
 H/w

② decoded form of a "cs" :
 i.e 1bit/cs

{ 1bit } $\begin{cases} \rightarrow 0 : \text{Disable} \\ \rightarrow 1 : \text{Enable} \end{cases}$



③ ALU's design.




} control memory.

④ Operational state

fixed length control unit.

①: Read T_1 from the control memory




vertical

① # cs's in the: $\{s_0, s_1, s_2, s_3\}$
 H/W

variable length
 MBRsⁿ design


② ended form of: $\log_2 4 = 2 \text{ bit/cs}$
 a "cs"
 i.e $\log_2 M \text{ bit}$ {funⁿ code?}
fc

fc	cs
00	s_0
01	s_1
10	s_2
11	s_3




③ MBRsⁿ design


① $T_1: \{s_0, s_1, s_3\}$




$T_2: \{s_0, s_3\}$



$T_3 : \{s_0, s_2\}$





$T_4 : \{s_0, s_2, s_3\}$



↓
Programmed into a control mlm.

(4) operational state.

(I₁) Read T_1 from the control mlm.



Every 11^{th} degree of 11^{sum} is one.

High impedance state is dout out or none.

H	V
<ul style="list-style-type: none"> For $100CS^{15}$ 100 bits require every 11^{th} degree of 11^{sum} is change 	<ul style="list-style-type: none"> For $100CS^{15}$ 8 bits require Every 11^{th} degree of 11^{sum} is '1'.

degree of 11^{sum}
1 → means 1 program execute at a time.

Nothing mention Aprop. CU is a vertical.

* Horizontal vs Vertical.

Horizontal.

- In this design control signal is expressed in a decoded binary format.
- It support longer control word.
- No need of a external decoder to generate the control signal.
so it is faster than vertical.
- It allows high degree of parallelism none or more than one. "Auto" in cf"
- It is a bit flexible compa-reel hard wired control unit
- It is not in the practice becoz managing the decoding signal is very complex & expensive

Vertical

- In this design control signal is expressed in a encoded binary format. i.e $\log_2 N$.
- It support shorter control word.
- Need of a external decoder to generate the control signal.
so it is slower than ~~the~~ Horizontal.
- It allows low degree of parallelism. i.e none or one.
- It allow easy implement-ation of new "Instrucⁿ" so it is more flexible.
- It is used in the cisc computer so default 11prog. control unit is vertical.

Note → Ascending order of a control unit design

a) In terms of speed is:

vertical < Horizontal < Hardwired.

b) In terms of flexibility is,


Hardwired < Horizontal < vertical.

Q. Consider a hypothetical control unit w/c support 16K control word m/m, H/w supports 64 control signals, & 16 flags. What is the size of a control word in bits & control m/m in bytes using (a) horizontal programming

(b) vertical programming.

(1) Horizontal

- (1) # CS's in the H/w: 64
- (2) decoded form of "CS" i.e 1 bit/cs : 64 bits
- (3) H/w design { default with 1 "CS" }



• H/w size = $4 + 64 + 17$
= 82 bits

• HCM size = 16K CW
↓
16K x CW
↓
16K x 82 bits
↓
 $\left(\frac{16K \times 82}{8} \right)$ Bytes.

④ Vertical

- ① \Rightarrow # CS's in the H/W: 64
- ② end encoded form: $\log_2 64 = 6 \text{ bit } \{CS$
of "CS" $\} \{FC\}$
- ③ "H/Ws" design $\{ \text{default with "1" CS} \}$

BC	Flag	CF	cm addr
-	$\log_2 16$	\downarrow	$\log_2 16K$
	\downarrow	1CS	\downarrow
	4 bit	1FC	14 bit
		\downarrow	
		6 bit	


• VCW size = $4 + 6 + 17$
= 27 bits

• VEM size = 16K CW
 \downarrow
16K X CW
 \downarrow
16K X 27 bits

\downarrow
 $\left(\frac{16K \times 27}{8} \right)$ Bytes.


Q2) A μ prog. control unit support 400 control signal. μ Insⁿ is designed in such a way that 4 signals are active.

- Nothing is given by default μ prog. CU is vertical CU.
- Becoz of vertical CU encoded form of "cs":
 $\log_2 400 = 9 \text{ bit/cs}$
 $\{pc\}$
- μ Insⁿ design with "4cs's"




Q3) A horizontal μ prog CU supports 600 control signals. μ Insⁿ is designed with 200 signals. what is the size of a μ instruⁿ when the branch adrs is (2000)^H during the execution of a μ instruⁿ with unconditional jump.

- Horizontal
- decoded form of "cs's"
i.e 1bit/cs
- 600 cs's \rightarrow 600 bits
- μ Insⁿ design with 200cs's



μ Insⁿ size = 1600 + 16
= 1616 bits.



Q4 A hypo. control unit support 5 groups of mutual ex. exclusive control signal describe below.

μ → 101



Group	G ₁	G ₂	G ₃	G ₄	G ₅
CS	1	10	20	30	70

How many bits are saved using vertical over horizontal programming.

Mutual Ex → Every group support vertical & not horizontal but not at the same time.

- μc is shared b/w diff. processes w/o conflict.

μcnsⁿ



$$\log_2 1$$

$$\log_2 10$$

$$\log_2 20$$



- Horizontal groups: $1 + 10 + 20 + 30 + 70$
Bit required ⇒ 101 bits

- Vertical groups: $\log_2 1 + \log_2 10 + \log_2 20 + \log_2 30 + \log_2 70$
Bit required
⇒ $1 + 4 + 5 + 5 + 6$
⇒ 21 bits

Bits save = $(101 - 21)$
= 80


Q5. control field of a μcnsⁿ supports 2 groups of control signals in w/c in w/c G₁ indicates none or one of a 400 signals, & group 2 indicate almost a signals from the remaining.

What is the size of a control field in a μcnsⁿ




vertical
↓
 $\log_2 400$
↓
bits


horizontal
↓
a bits space required in the group



QD In hypothetical computer Instruction set size is 200. Each instruction takes 10 cycles to complete, hardware contains 300 control signals, 16 flags & 32 branch condition. CPU uses horizontal microprog. control unit. What is the size of CAR & CDR registers when one address format is used to control the branch logic. Means control unit address is 1.



CAR → control mem
addr register
CDR → control mem
data register



HCW → Horizontal
control word.
for every instruction

- # insⁿ in the CPU = 200
- # cycles / insⁿ = 10
- { # insⁿ (uopsⁿ) / insⁿ }
- Total # uopsⁿ in the CPU = 200 × 10 = 2000

↓
programmed into a
control memory.

$$\therefore \text{CW size} = 2000 \text{ LW}$$

$$\downarrow$$

$$\log_2 2000$$

$$\downarrow$$

$$\log_2 2^{11}$$

11 bit ad^{rs}

{CAR}

$$\text{LW size} = 5 + 4 + 300 + 11$$

$$\{ \text{CDR} \} = 320 \text{ bits}$$

Q3) A hypothetical μ CRO LW contain 216 CS. manage using decoded binary format, μ CRO is designed with a degree of parallelism of 16. How many bits in the control field is connected to a logic one.

Ans μ CRO degree of μ CRO is 16.


16 is connected to logic 1.

Q4) Consider a hypothetical control unit w/c uses the foll. control expressions to generate the control signal.

$$X_{in} = T_1 + T_2(I_2 + I_3) + T_3 + T_4(I_1 + I_4)$$

during the execution of type 4 expression in w/c μ CRO X_{in} signal disable in the w/c.

Ans T2. $X_{in} = T_1 + T_2(I_2 + I_3) + T_3 + T_4(I_1 + I_4)$




Ans T2.

Performance Analysis

- Performance is an indirect measurement depends on the execution time.
- Amount of the time required to complete the program is called as execution time.

Eg:




When performance depend on exⁿ ty m

$$P \propto \frac{1}{ET}$$

- Execution time means CPU time, calculated based on the processor clock i.e.

$$CPU \text{ time} = \# \text{ seconds} / \text{Prog.}$$



$$CPU \text{ time} = IC * CPI * \text{cycle time}$$

- In the program, different Instructⁿ takes different cycles to complete \therefore CPU

$$CPU \text{ time} = \sum (IC_i * CPI_i) \text{ cycle time}$$

i: types of Insⁿ

- Speedups factor is used to measure the performance gain

Perfomance \propto ~~factor~~ inversely proportional to exⁿ time

$$S = \frac{\frac{1}{ET_x}}{\frac{1}{ET_y}}$$

$$S = \frac{ET_y}{ET_x}$$

$$S = n$$



{some constant}

[sys. "x" will runs "n" time faster than sys. "y"]

$$S = \frac{y}{x}$$

$$2 = \frac{y}{x}$$

$$y = 2x$$

Anspt.

$$x = 2y$$

Q. Consider a hypo. processor w/c is operating with a 500 MHz clk w/c consumes 8 cycles for load & store insⁿ & 6 cycles for ALU insⁿ & 4 cycle for branch insⁿ. Relative frequencies of these insⁿ are 30%, 40% & 30% respectively, what is the performance of CPU in terms of MIPS (million insⁿ per sec)

In Qⁿ data give 30%, 40% & 30% i.e. relative data not absolute.

$$\text{Avg} = \frac{\text{sum}}{\text{count}}$$

$$\begin{aligned} \text{count} &= 30\% + 40\% + 30\% \\ &= 100\% \\ &= 1 \end{aligned}$$

when relative data given

$$\text{count} = 1$$

$$\text{Avg} = \text{sum}$$

$$\therefore \text{Avg} = \text{sum}$$

$$\begin{aligned} \text{Avg. } \text{Pns}^n \text{ ET} &= \sum (I C_i * C P I_i) \text{ cycle time} \\ &= [(0.3 * 8) + (0.4 * 6) + (0.3 * 4)] * \frac{1 \text{ sec}}{500 * 10^6} \\ &= 6 * 2 \text{ ns} \\ &= 12 \text{ ns} \end{aligned} \quad (21)$$

1 Pnsⁿ takes 12 ns
 ? # Pnsⁿ 1 sec

$$\begin{aligned} &= \frac{1 \text{ Pns}^n}{12 \text{ ns}} \\ &= \frac{1}{12 * 10^{-9}} \text{ Pns}^n / \text{sec} \\ &= \frac{1}{12} * 10^9 \text{ Pns}^n / \text{sec} \\ &\Rightarrow 0.0833 * 10^9 \\ &\Rightarrow 83.3 \text{ MIPS} \end{aligned}$$

consider 2.3 ns clock cycle processor w/c consumes 6 cycle per load & store Pnsⁿ, 4 cycle per ALU Pnsⁿ, 2 cycle per branch Pnsⁿ, Program contain 20 load Pnsⁿ, 10 store Pnsⁿ, 10 ALU Pnsⁿ, 5 branch Pnsⁿ. What is the avg exec Pnsⁿ & Execⁿ time in Kilogram. the processor:

In this Qⁿ absolute data give.

(a) cal. execⁿ time.

$$\begin{aligned} \text{Program-Exec}^n \text{ time (ET)} &= \sum (I C_i * C P I_i) \text{ cycle time} \\ &= (20 * 6) + (10 * 6) + (10 * 4) + (5 * 2) \\ &= 529 \text{ ns} \end{aligned}$$

$$\begin{aligned} \bullet \text{ Avg. Pns}^n \text{ ET} &= \frac{529}{45} \\ &= 11.75 \text{ ns.} \end{aligned} \quad \left\{ \begin{array}{l} \text{total time required / program} \\ \text{total \# Pns}^n \text{ in the prog} \end{array} \right\}$$

Amdahl's law

Different Quantitative principles are present in the processor design used to improve the performance, one of the principal states that improve the performance within a cost & price limit, [^]Whole making the common case fast. called as Amdahl's law.

→ Amdahl's law concentrate on the performance gain after enhance the part of the sys i.e

$$\text{Soverall} = \frac{\text{Performance of a sys with enhance (new)}}{\text{Performance of a sys w/o enhance (old)}}$$

$$\text{Soverall} = \frac{1}{\frac{1}{ET_{\text{new}}}}$$

$$\text{Soverall} = \frac{ET_{\text{old}}}{ET_{\text{new}}}$$


① Execⁿ typ of ^{new} enhanced sys.

In the enhancement process, only the part of the sys is modified so new sys contains two portion


- ① unenhance portion
- ② enhanced "

$$ET_{\text{new}} = \text{Exec}^n \text{ typ of unenhanced portion} + \text{Exec}^n \text{ typ of enhanced portion.}$$

Eg



This is not completely new \rightarrow it is partially new.
 In this we need to find.



Two parameters are required to calculate called the ET_{new} .

- ① fraction enhance (F)
- ② speedup enhance (S)

① Fraction enhance indicate, how much part of the st is modified i.e. F: Enhanced position
 (1-F): unenhanced ,,

② Speedup enhance indicates, performance gain of a enhance part i.e.

$$S = \frac{\text{Performance of new 'F'}}{\text{Performance of old 'F'}}$$

$$S = \frac{1}{\frac{ET \text{ of new 'F'}}{1}} = \frac{1}{ET \text{ of old 'F'}}$$

$$S = \frac{ET \text{ of old 'F'}}{ET \text{ of new 'F'}}$$

$$\therefore ET \text{ of new 'F'} = \frac{ET \text{ of old 'F'}}{S}$$

Substitute the above parameter in equation ②.

$$ET_{new} = ET \text{ of old } (1-F) + \frac{ET \text{ of old 'F'}}{S}$$

Substitute the above value in eqn ①



$$\text{Soverall} = \frac{ET_{old}}{ET \text{ of old } (1-F) + \frac{ET \text{ of old } 'F'}{S}}$$

- let us consider the relative data to cover the complete s/s i.e.

- System = 100%

Identify frequency use parameter

$$\text{Soverall} = \frac{100\%}{(100\% - F) + \frac{F}{S}}$$

When data is relative data.

$$\text{Soverall} = \frac{1}{(1-F) + \frac{F}{S}} \quad (\text{or}) \quad \left[(1-F) + \frac{F}{S} \right]^{-1}$$

When $S = 1$ no enhancement.

When $ET_{old} = 1$

then ET_{new} always < 1

\therefore $\text{Soverall} > 1$

- when the system contain multiple enhancement then performance gain is calculated as:

$$\text{Soverall} = \left[(1 - \sum f_i) + \sum \frac{f_i}{s_i} \right]^{-1}$$

i : # enhancements.

functionally will be enhance And that's law is best


Q1) consider a computer system used in the scientific applicaⁿ area. applicaⁿ prog. refers the integer & floating point units during the execution. floating pt unit is enhance, then it runs two time faster, but in a application program, only the 10% of Instruⁿ are floating point.

at what is the performance gain?

$$\begin{aligned}
 & \left[\frac{90 + \frac{10}{100 \times 2}}{100} \right]^{-1} = \\
 & \left[(1-f) + \frac{f}{s} \right]^{-1} \\
 & = \left[\frac{90 \cdot 1}{100} + \frac{10}{100 \times 2} \right]^{-1} \\
 & = \left[(1 - 0.1) + \frac{0.2}{2} \right]^{-1} \\
 & = 1.05
 \end{aligned}$$

Note: In the above s/s case component is modified during the enhancement so performance gain is negligible.

② Amdahl's Law stating that improving the performance by modifying the frequently used component in the s/s.



$$\begin{aligned}
 \text{So overall} & = \left[(1-f) + \frac{f}{s} \right]^{-1} \\
 & = \left[(1 - 0.9) + \frac{0.9}{2} \right]^{-1} \\
 & = 1.81
 \end{aligned}$$

Q2) In the m/m design cache m/m is 12 times faster than main m/m. It is reference by the CPU 90% of the time. What is the performance gain when the cache m/m is used in the s/s.

Overall = ?

$$\begin{aligned} \text{Overall} &= \left[(1-f) + \frac{f}{S} \right]^{-1} \\ &= \left[(1-0.7) + \frac{0.7}{12} \right]^{-1} \\ &= 2.79 \end{aligned}$$

Q3) 3 enhancements are proposed for a new architecture with the foll. speed ups. $S_1 = 30$, $S_2 = 20$, $S_3 = 15$.
If enhancement ① & ② each usable of 25% & enhancement three will be usable of 45% then what is the performance gain.

2.92

$$S_1 = 20 \left(1 - 0.25 + \frac{0.25 \cdot 30}{20} \right)^{-1}$$
$$S_2 = 20 \left(1 - 0.25 + \frac{0.25 \cdot 30}{20} \right)^{-1}$$
$$S_3 = 15, f_3 = 45\%$$

30
20
15

$\frac{25}{100}$

Overall = ?

$$= \left[(1 - (f_1 + f_2 + f_3)) + \left\{ \frac{f_1}{S_1} + \frac{f_2}{S_2} + \frac{f_3}{S_3} \right\} \right]^{-1}$$

Q4) consider 4.2 ns clock cycle procedure w/c consumes 10 cycles per load Inst^n , 7 cycles for ALU Inst^n & 5 cycles for branch Inst^n . Relative frequencies of these Inst^n are 40%, 50% & 10% respectively.

Processor is enhanced to make the average CPI as one. In this process cycle time is increases upto

$$S = \frac{ET_{old}}{ET_{new}}$$

$$ET_{old} = \sum (IC_i * CPI_i) \text{ cycle time}$$

$$= [(0.4 * 10) + (0.5 * 7) + (0.1 * 5)] * 4.2ns$$

$$= 33.6ns$$

$$ET_{new} = \sum (IC_i * CPI_i) \text{ cycle time}$$

{CPI = 1}

$$= [(0.4 * 1) + (0.5 * 1) + (0.1 * 1)] [4.2ns + (40% * 4.2ns)]$$

$$= 5.88ns$$

$$S = \frac{ET_{old}}{ET_{new}}$$

$$S = \frac{33.6}{5.88} = 5.71$$

★ High Performance CPU Design

- High performance architecture exhibits the concurrency. Concurrency means two or more Instrⁿ execuⁿ at a time.
- Acc. to a ~~fin~~ Flynn's classification, computer architecture is divided into 4 types.

- ① SISD [single Instrⁿ stream & single data stream]
- ② SIMD [single Instrⁿ stream & multiple " "]
- ③ MISD [multiple " " & single " "]
- ④ MIMD [" " " & multiple " "]


Short cuts

CU : Control unit
 PU : Processing unit (ALU) } → CPU

MU: mem unit
 IS: Insⁿ stream
 DS: Data stream

→ MISD is not in practice.
 → two concept MISD & SIMD allow concurrency


① SISD



Implemented as a uni-processor sys.


Ex. 8085 μ P
 8086 μ P

② SIMD




Implemented as a memory processor or sys.

Ex. Staran Processor PEPE Processor.



It contain multiprocess, But one processor
 In the use at a time.
 It is not yet implemented



Implemented as a multiprocessor S/S.

Ex. Cray Processor
Cyber Processor

22/01/2017 (22)
 Tuesday
 class-9

PIPELINING

Pure Pipelining uses the decomposition technique i.e. problem stmt decompose into a independent subproblem assign them to a independent h/w, later connect them in a frequent sequence.


Definition \rightarrow Accepting the new i/p at one end **before** previously accepted i/p is appears as a o/p at the other end.

Based on two α bet "A" & "B"
 After non-pipeline. Before pipeline.

Definition states that insert the new i/p into a pipeline before completion of a old i/p. New i/p is overlapping with old i/p called as overlapping execuⁿ.

In a non pipeline s/s, new i/p is inserted **after** the completion of old i/p called as non overlapping execution.

overlapping execuⁿ sequence in a pipeline is describe using space time diagram.




that successful characteristics of pipelined pipeline is in every new cycle new i/p must be inserted into the pipeline.

$$CPI \geq 1$$

Design:

- Pipeline has two ends - i/p end & o/p end; b/w these ends multiple pipes are interconnected to satisfy the functionality of pipeline.
- Each pipe in the pipeline are called as stage/segment.
- Interface register is used b/w the stages to hold the intermediate o/p also name as buffer or latch or pipeline register.
- All the stages in the pipeline along with a interface register is connected to a common clock. so clock adjustment is very important in the pipeline design.




consider 4-stage pipeline (S_1, S_2, S_3, S_4) used to execute 4 tasks (T_1, T_2, T_3, T_4)

① Non overlapping exeⁿ seq. is:

		T_1		T_2		T_3		T_4
S_4								
S_3		T_1		T_2		T_3		T_4
S_2	T_1		T_2		T_3		T_4	
S_1								



② Overlapping execⁿ seq. Ex:-



we don't have more i/p's ^{input} _{output} prog. CPI ≠ 1 but pipeline CPI = 1. → so we can't give more i/p.

1st → 4 cycles
 3 I/P's → 3 cycles/i/p
7 cycles

K - stages
 n - tasks (i/p's)
 1st → k cycles
 (n-1) → (n-1) cycles
(k+n-1)

$$S = \frac{ET_{nonpipe}}{ET_{pipe}}$$

Program CPI ≠ 1 } → n ← limited.
 Pipeline CPI = 1 }

* Performance Analysis

- consider k-segment pipeline with a cycle time of t_p used to execute n-tasks.
- The very 1st task in the pipe pipeline is executed in a non overlapping order so it takes k-cycles to complete. The remaining $n-1$ tasks are emerged from the pipe at the rate of one task per cycle, so $n-1$ cycle are required to complete $(n-1)$ tasks.
- Total time required to complete the n-tasks in a pipeline is :

$$\begin{aligned} ET_{\text{pipe}} &= (k+n-1) \text{ cycles} \\ &= (k+n-1)t_p \end{aligned}$$

- Consider non-pipeline processor used to execute n-task in w/c each task take t_n time to complete \therefore total time required to complete the n-tasks in a non-pipeline is :

$$ET_{\text{nonpipe}} = n \cdot t_n$$

- Performance gain of a pipeline is performance of pipe by performance of non pipe.

$$S = \frac{\text{Performance pipe}}{\text{Performance nonpipe}}$$

$$S = \frac{1}{\frac{ET_{\text{pipe}}}{1}}$$

ET_{nonpipe}

- When the no. of tasks are increases then n become much larger than $k-1$, so $k+n-1$ value will be approach to 'n', under this condition \rightarrow

$$S = \frac{n \cdot t_n}{n \cdot t_p}$$

one task execution time non pipeline.

$$S = \frac{t_n}{t_p}; n \leftarrow \infty \text{ when } n \text{ unlimited.}$$

- When the # pipeline stages are perfectly balanced, then one task execution time in the non task is also equal to a no. of stages in the pipeline i.e.,

$$\begin{aligned} t_n &= k \cdot t_p \\ &= k \cdot t_p \end{aligned}$$

In this condition $S \rightarrow$

$$S = \frac{k \cdot t_p}{t_p}$$

\rightarrow efficiency.

$$S = k; \eta = 100\%$$

stages in (pipeline)
pipeline (depth)

- When the s/s is operating with 100% η , then maximum speedup is possible i.e. equal to a no. of stages in the pipeline.

$$100\% \eta \quad \begin{array}{c} \triangle \\ \times \\ \triangle \end{array} S_{max}$$

$$? \eta \quad \begin{array}{c} \triangle \\ \times \\ \triangle \end{array} S$$

$$\eta_{pipe} = \frac{S}{S_{max}} = \frac{S}{k}$$

Throughput pipe = $\frac{\# \text{ Task processed}}{\text{Total time taken to process the tasks}}$


$$\text{Throughput pipe} = n / (k + n - 1) t_p$$

★ Types of Pipeline

① Linear Pipeline → This pipeline always contain the forward connection so i/p are always moving to forward direction in a sequence.

∴ latency = 1.

- All the linear pipeline are synchronous pipeline becoz of initiation depends on the clock.




S ₄				1 st	
S ₃			1 st	2 nd	
S ₂		1 st	2 nd	3 rd	
S ₁	1 st	2 nd	3 rd	4 th	
	 1 2 3 4 5 				

- Linear pipeline in syllabus.
- non-linear not in syllabus.

② Non linear Pipeline (Not in syllabus)

- This pipeline contain both forward & backward connection so reservation table is used to process the i/p in the pipeline.
- Latency depends on the reservation table.




Reservation table associated with a non-linear pipeline.

	1	2	3	4	5	6
S ₁	X					
S ₂		X		X		
S ₃			X		X	
S ₄						X

* Uniform delay Pipeline design.

In this pipeline all the stages are taking same amount of time to complete the assigned o/pⁿ.



a) $\boxed{\text{cycle time } (t_p) = \text{stage delay}}$

b) If Buffer delay included then,

$\boxed{t_p = \text{stage delay} + \text{Buffer delay}}$

c) If skew time / setup time overhead is included.

then

$\boxed{t_p = t_p + \text{Overhead}}$

diff. stage, diff. delay. Take max. delay.

Note When the pipeline stages are perfectly balanced (uniform delay) then one task execution time in the pipeline is also equal to one task execution.

(a) one task ET in pipeline

$$\left. \begin{array}{l} k=4 \\ n=1 \\ t_p=2ns \end{array} \right\}$$

$$\begin{aligned} ET_{\text{pipe}} &= (k+n-1)t_p \\ &= (4+1-1)2ns \\ &= 8ns \end{aligned}$$

(b) one task ET in nonpipe (t_n)


$$\begin{aligned} t_n &= s_1 + s_2 + s_3 + s_4 \\ &= 2 + 2 + 2 + 2 \\ &= 8ns \quad \{ = k t_p \} \end{aligned}$$

⇒

$$\begin{aligned} S &= \frac{t_n}{t_p} ; n \leftarrow \infty \\ S &= \frac{8}{2} \\ S &= 4 \quad \{ = k \} \\ \eta &= \frac{S}{k} \\ \eta &= \frac{4}{4} \\ \eta &= 1 \quad \{ = 100\% \} \end{aligned}$$

★ Non uniform delay Pipeline design.

In this pipeline different stages takes different sizes time to complete the assigned operation.




a) $t_p = \max(\text{stage delay})$

b) If Buffer delay included then

$$t_p = \max(\text{stage delay} + \text{Buffer delay})$$

• When the pipeline stages are not perfectly balanced (non-uniform delay) then one task execution time in the pipeline is always greater than one task execution time in the non pipeline.



a) one task ET in pipeline

$$\left. \begin{array}{l} k=4 \\ n=1 \\ t_p = 8ns \end{array} \right\}$$

$$\begin{aligned} ET_{pipe} &= (k+n-1) t_p \\ &= (4+1-1) 8ns \\ &= 32ns \end{aligned}$$

This is only for one task we execute set of 2^n

b) one task ET in nonpipe (t_n)

$$\begin{aligned} t_n &= (S_1 + S_2 + S_3 + S_4) \\ &= 2 + 8 + 6 + 2 \\ &= 18ns (\neq k t_p) \end{aligned}$$

$$S = \frac{tn}{tp} ; n \leftarrow \infty$$

$$S = \frac{18}{8}$$

$$S = 2.25 \quad \Sigma \neq K \quad ?$$

$$\eta = \frac{S}{K}$$

$$\eta = \frac{2.25}{4}$$

$$\eta = 56.25\% \quad \Sigma \neq 100\% \quad ?$$

Note Let T_1 is a one task execution timing pipeline.
 T_2 is a one task execution timing non pipeline.
 Relationship b/w the T_1 & T_2 is $T_1 \geq T_2$

Q: consider an instruction pipeline w/c has a speedup factor 13 while operating with 75% η . what could be the no. of stages in the pipeline.

$$S = 13$$

$$\eta = 75\%$$

$$K = 8$$

$$\eta = \frac{S}{K}$$

$$75\% = \frac{13}{K}$$

$$K = \frac{13}{0.75}$$

$$K = 17.33$$

Q Consider two pipelines A & B. where pipeline A is having 8 stages of uniform delay of 500 MHz clock. Pipeline B is having 5 stages with a respective delays of 2ns, 6ns, 8ns, 1ns. How much time is saved when the 100 tasks are pipelined using A instead of B. (10)

$$\text{Pipe-A} \rightarrow \left. \begin{array}{l} K=8 \\ n=100 \\ t_p = \frac{1}{500M} \text{ sec} \\ = 2ns \end{array} \right\}$$

$$\begin{aligned} \text{ETA} &= (k+n-1)t_p \\ &= (8+100-1)2ns \\ &= 214ns \end{aligned}$$

$$\text{Pipe-B} : \left. \begin{array}{l} K=5 \\ n=100 \\ t_p = \max(2, 6, 8, 1, 3) \\ = 8ns \end{array} \right\}$$

$$\begin{aligned} \text{ETB} &= (k+n-1)t_p \\ &= (5+100-1)8ns \\ &= 832ns \end{aligned}$$

$$\begin{aligned} \text{Time save} &= \text{ETB} - \text{ETA} \\ &= 832 - 214 \\ &= \boxed{618ns} \end{aligned}$$

Q Consider a 4 stage pipeline with a stage delays of 20ns, 30ns, 40ns & 10ns. What is the performance gain of a pipeline

In if in Qⁿ n is not given so consider it is ∞.

$$\left. \begin{array}{l} K=4 \\ t_p = 40ns \end{array} \right\}$$

$$\boxed{S = \frac{t_n}{t_p}}; n \rightarrow \infty$$

$$t_n = S_1 + S_2 + S_3 + S_4$$

$$= 20 + 30 + 40 + 10$$

$$= 100 \text{ ns}$$

$$S = \frac{100}{40}$$

$$\boxed{S = 2.5}$$

Q. consider 4 stage pipeline with a respective delays of 20ns, 40ns, 30ns & 60ns. Interface register is used b/w the stages have a delay of 2ns. What is the performance gain of a pipeline when the very large no. of tasks are executed.

$$\boxed{S = \frac{t_n}{t_p}}; n \rightarrow \infty$$

~~$$t_n = S_1 + S_2 + S_3 + S_4$$

$$= 20 + 2 + 30 + 2 + 40 + 2 + 60$$

$$= 158$$

$$= 150$$

$$= 60$$

$$= 2.5$$~~

$$t_p = \max(\text{stage delay} + \text{buffer delay})$$

$$= \max(22, 42, 32, 60)$$

$$= 60 \text{ ns}$$

no buffer at last

$$t_n = S_1 + S_2 + S_3 + S_4$$

$$= 20 + 40 + 30 + 60$$

$$= 150 \text{ ns}$$

$$S = \frac{150}{60}$$

$$\boxed{S = 2.5}$$

Note → In a non-pipeline design buffer is not used becoz data dependency problem doesn't occur in the non pipeline.

Q. consider 4 stage pipeline with a respective stage delays of 20ns, 40ns, 30ns & 60ns. Pipeline is

Into 2 substages of a equal delays. what is the clk frequency in the enhanced pipelining. (7)


$$k = 4$$

$$t_p = 20ns$$

Pipe old : S_1, S_2, S_3, S_4

8ns, 20ns, 5ns, 6ns

Pipe new : $S_1^1, S_2^1, S_3^1, S_4^1$



$$t_{p_{\text{new pipe}}} = \max(8, 10, 10, 5, 6)$$

$$= 10ns$$

$$\text{clock frequency} = \frac{1}{10ns}$$

$$= \frac{1}{10 \times 10^{-9}} \text{ Hz}$$

$$= \frac{1}{10} \times 10^9 \text{ Hz}$$

$$\boxed{\rightarrow 100 \text{ MHz}}$$

Q consider a non pipeline processor with a average of CPI of 8 used to execute 200 task. The corresponding task are executed on a pipeline processor w/c is operating with a ~~100~~ 2ns clk. when the non pipeline s/c clk cycle time is 4ns. what is the performance gain.

$$\boxed{S = \frac{t_{\text{non pipe}}}{t_{\text{pipe}}}}$$

$$= 6400 \text{ ns}$$

$$ET_{\text{pipe}} = \sum (ICI_i * CPI_i) \text{ cycle time}$$

$$\{CPI=1\} = (200 * 1) \text{ ans}$$

$$= 400 \text{ ns}$$

$$S = \frac{6400}{400}$$

$$S = 16$$

Q consider 4.6 ns clk cycle processor w/c consumes 8 cycles per load Instruⁿ, 4 cycles per ALU Instruⁿ & 2 cycles for branch Instruⁿ.

a) Frequency of a respective Instrⁿ are 30%, 40%, & 30%.

b) Processor is enhanced with a pipeline.

c) In this process set up-time overhead is 0.8 ns. What is the performance gain.

→ K is not given directly do generalization
i.e. $ET = (ICI_i * CPI_i) \text{ cycle time}$

~~$$= 8 * 4.6 \text{ ns}$$~~

$$ET_{\text{nonpipe}} = \sum (ICI_i * CPI_i) \text{ cycle time}$$

$$= (0.3 * 8) + (0.4 * 4) + (0.3 * 2) * 4.6 \text{ ns}$$

$$= 21.16 \text{ ns}$$

$$ET_{\text{pipe}} = \sum (ICI_i * CPI_i) \text{ cycle time}$$

$$\{CPI=1\} = [(0.3 * 1) + (0.4 * 1) + (0.3 * 1)] [4.6 + 0.8] \text{ ns}$$

$$= 5.4 \text{ ns}$$

$$S = \frac{ET_{\text{nonpipe}}}{ET_{\text{pipe}}} = \frac{21.16}{5.4} \rightarrow 3.91$$

Q consider 4 stage pipeline where different instructions are in different stages.

	S_1	S_2	S_3	S_4
I_1	1	3	1	1
I_2	1	1	3	1
I_3	1	2	1	1
I_4	1	1	2	1

- (a) How many cycles require to complete the n^{th} performance gain.
- (b) full code is executed on above pipeline
- (c) For $i=1; i \leq 100; i++$

```


{
  I1;
  I2;
  I3;
  I4;
}

```

(d) prog. ET w/o loop level n^{sm} .

- wait on same stage.

Output of the " I_i " for $(i=2)$ will be available after $i=2$ cycle.



if stage is busy we can't insert, we have to wait until stage is ready.

- mean waiting means i/p still waiting then can't insert.
- indicating waiting not available.

(a) 12

(b)
$$S = \frac{ET_{nonpipe}}{ET_{pipe}}$$

$$ET_{nonpipe} = I_1 + I_2 + I_3 + I_4$$

↓

$$(S_1 + S_2 + S_3 + S_4)$$

If op^n not match (b) d)

→ Q^n structure w/o loop level n^{sm} .

(c) 17

(d) Prog = 100 * 12 cycles
ET

= 1200 cycles.

Risc Pipeline

→ To analyze the implementation issues of pipeline design, let us consider RISC pipeline as a reference mode.

→ RISC CPU supports 5 stage instruction pipeline used to execute the instructions.

→ RISC CPU Instruⁿ set contain 3 category of the instructions.

① data transfer Instruⁿ

② In the RISC CPU load & store Instruⁿ are used as a data transfer instructions.

In these Instruⁿ, dest mem will be referred using index addressing mode, &

Syntax:

load	r ₀	3(r ₁)
------	----------------	--------------------

↓
 $r_0 \leftarrow M[3 + [r_1]]$

store	3(r ₁)	r ₀
-------	--------------------	----------------

↓
 $M[3 + [r_1]] \leftarrow r_0$

③ data manipulation Instruⁿ


In the RISC CPU ALU o/pⁿ are always performed on a register data.

Syntax:



Add	r ₀	r ₁	r ₂
-----	----------------	----------------	----------------

(8) Transfer of control Instrⁿ


(a) unconditional JOC



(b) conditional JOC



DJNZ → decrement
Jump if non
zero.



To execute the above Instrⁿ set 5 stage pipeline is used in the RISC CPU. Different stages present in the pipeline is as follows -

(1) Stage 1 [Instⁿ fetch]: (IF)

• In this stage CPU reads the Instrⁿ from mem based on the PC. Simultaneously PC will be incremented to a next Instrⁿ addr in a sequence.

(2) Stage 2 [Instⁿ decode]: (ID)

• In this stage 2 o/pⁿ are perform:-

(1) decode the Instrⁿ

(2) Fetch the operand from the Register file.

• This stage also contain the comparator logic to evaluate the branch condition.

③ stage 3 (execute) (Ex)



In this stage ALU ops are performed.

④ stage 4 (mem access) (MA)

In this stage mem read & mem write ops are performed to access the data.

⑤ stage 5 (write back) (WB)

In this stage register write ops are performed to store the result into a register file.



Load $r_0, 3(r_1)$

$PC \leftarrow PC + SS$


mem RD

$S: mem(3, r_1)$

$D: reg(r_0)$

$r_1 = value$

$3 + [r_1]$



Store $3(r_1), r_0$

$PC \leftarrow PC + SS$

mem WR


$S: reg(r_0)$

$D: mem(3, r_1)$

$r_0 = value$


$r_1 = value$

$3 + [r_1]$



Add r0, r1, r2
PC ← PC + SS

S: reg(r1, r2)
D: reg(r0)
r1 = value
r2 = value



Note: This pipeline is suitable for the RISC instruction set only.


JMP 2000
PC ← PC + SS

Uncond. TOC
TA: 2000
↓
PC: seq. address
2000

unconditional transfer of control.

DJNZ r0, 2000
PC ← PC + SS

Cond. TOC
COND: NZ
r0 = value
↓
Dec r0
↓
NZ compare r0



DJNZ
↓
decrement jump if non zero.

Dependencies in the pipeline

• Dependency is a major problem in the pipeline causes extra cycles.

• A cycle in the pipeline w/o new ip is called as stall cycle (extra cycle).

When stall is present in the pipeline then CPI \neq 1.
 → cycle is there w/o new ip.

• Three kinds of dependencies are possible in the pipelining

① Structural dependency

② data "

③ control "

① structural dependency

• structural dependency will be occurred in the pipeline due to a resource conflict.

• Resource may be a register or m/m or function unit (ALU).

• Resource conflict in the pipe pipeline is describe below.

	CC1	CC2	CC3	CC4
I ₁	mem	ID	ALU	mem
I ₂		mem	ID	ALU
I ₃			mem	ID
I ₄				mem

I₁, I₄ both are accessing same resource in same cycle i.e. R/R conflict.

I₁ 1st & 4th stage Resource conflict as both are overlapped in the pipeline.

→ to fetch the data. Both of them may be conflict in terms of using resource separated.

"cycle diagram - 1"

• In the above execn seq. I₁ & I₄ both of the Instruⁿ are tries to access the same resource

- Conflict is a unsuccessful opⁿ, so to make it successful we need to keep the I₄ into a waiting, until resource become available. This waiting creates a stalls in the pipeline i.e. describe below:
 - ↳ cycle in, the pipeline w/o new i/p.

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆	CC ₇
I ₁	mem	ID	ALU	mem	WB		
I ₂		mem	ID	ALU	mem	WB	
I ₃			mem	ID	ALU	mem	WB
I ₄				mem	ALU	mem	WB

structural hazards.

stalls

no i/p

IP is stall

WB stall

- To minimize the structural stalls h/w, techniques is used i.e renaming ("re-naming").

$$7 \text{ cycles} - 4 \text{ i/p's} = 3 \text{ stalls}$$

- In the cycle diagram (a) I₁ suffers the m/m in a 4th stage to read or write the data, simultaneously, I₄ suffers the m/m in a 1st stage to access the instruction in the same cycle of CC₄.
- when the instruction & data both are present in the same m/m then the above situation create conflict.
- Renaming mechanism states that divide the

as code mem (CM) & Data mem (DM).

- Refer the code mem in 1st stage & refer the data mem in the 4th stage of the pipeline, so accessing of these two modules, so the same cycle doesn't create the conflict.

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆	CC ₇
I ₁	CM	ID	ALU	DM	WB		
I ₂		CM	ID	ALU	DM	WB	
I ₃			CM	ID	ALU	DM	WB
I ₄				CM	ID	ALU	DM
I ₅					CM	ID	ALU
I ₆						CM	ID
I ₇							CM

When the pipeline is fully occupied.

Cycles - 7 i/p = 0 stalls

② data dependency

- consider the program where instrucⁿ 'J' follows instrucⁿ 'I' in a program order.
- Req. In the prog. 'J' coming after I.

I : Ins ⁿ
J : Ins ⁿ
⋮
⋮

- data dependency condiⁿ will be occur when the Instrucⁿ J tries to read the data before Insⁿ 'I' writes it.



non pipeline. (97)
 Gone after another

I_1 & I_2 of I_1 is same.


executed in a non
 dependency condition does not
 after I_1 . so I_2
 after I_1 right shift

it is possible

! In non
 pipeline
 SIS

executed in a pipe
 dependency condition will be
 along with a I_1 .

req. to value before I_1 ,
 incorrectly read the
 the loss] described below.



23/8/2017
Wednesday
class - 10

- To detect the data dependency condition, some logic will be maintain in the ID stage of a pipeline.
- Structure of the logic is:-


ID stage

TOMASULO Algorithm

S.No	Fun ⁿ unit	Destina ⁿ	Independent source 1 (I)	Independent source 2 (I)	dependent source 1 (D)	dependent source 2 (D)	Status
I ₁	ADD	r0	r1	r2	-	-	0
I ₂	MUL	r3	-	r2	r0 [I ₁]	-	0

Reg. file Access
 Ex stage
 r₁=value } ⇒ Allocated
 r₂=value }
 r₂=value ⇒ NOT allocated.

Status



- By using the above logic we need to stop the accessing of a dependent data until data becomes available, so I₂ will be waiting on ID stage until the I₁ execⁿ is completed. This waiting creates stall in the pipeline described below:

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆	CC ₇
I ₁	IF	ID	EX	MB	WB status=1 {r ₀ =update}		
I ₂		IF	ID <small> r₀:value r₁:value independent </small>	ID	ID	ID <small>r₀:value (Read)</small>	EX <small>Read - after write</small>
I ₃			ID	IF	IF	IF	

WB allow write Read sequence 11th.
 Read - after write

{ 7 cycles - 4 i/p's = 3 stalls }

To minimize the data stalls this technique is used i.e operand forwarding also name as "short circuiting" / "by passing".

This techniques states that we the buffer b/w the stages to hold the intermediate o/p. so the dependent insⁿ will be access the data from the buffer before update the register file.

data dependencies could never possible in non pipeline.

In this technique buffer is not connected at the end of last stage becoz of in the WB stage write-read o/p are performed on same register data.

In the RISC pipeline it is possible so no need of the buffer at the end of WB stage, if this is not flexible to do this o/p then buffer is introduce at the end of last stage to handle the data dependency. becoz WB allow write read sequence..

Consider the foll. prog. segment execute on a RISC pipeline with operand forwarding technique.

- I₁ : Add (R0), R1, R2
 - I₂ : Sub (R3), (R0), R2
 - I₃ : Mul (R4), (R3), (R0)
 - I₄ : Div R5 (R4), (R0)
- I₁ to I₂ adjacent
I₂ to I₃ "

- Adjacent data dependency is a true data dependency
- Non adjacent data dependency is a data dependency.
- I₂ to I₁ not adjacent
- I₄ to I₁ " "

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆
I ₁	IF	ID	EX	MA	WB	
I ₂		IF	ID (I ₁)	EX	MA	WB
I ₃			IF	ID (I ₂ , I ₁)	EX	MA
I ₄				IF	ID (I ₃ , I ₁)	EX
I ₅					IF	ID
I ₆						IF

{ 6 cycles - 6 i/p's = 0 stalls }

Q3. consider the foll. code. executed on a RISC pipeline. How many cycles are required to complete the instrⁿ where all the instrⁿ are spending one cycle on the all stages but load instrⁿ takes 3 cycles on MA [4 stages] of a pipeline.

- I₁: Load (r₀), 3(r₁)
- I₂: Add r₁, (r₀), r₁
- I₃: Load (r₂), 3(r₃)
- I₄: Sub r₃, (r₂), r₄

Ans RISC Pipeline (when it is RISC pipeline by default)
 K = 5
 operand forwarding default

	IF	ID	EX	MA	WB
I ₁	1	1	1	3	1
I ₂	1	1	1	1	1
I ₃	1	1	1	3	1
I ₄	1	1	1	1	1

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆	CC ₇	CC ₈	CC ₉	CC ₁₀	CC ₁₁	CC ₁₂	CC ₁₃	CC ₁₄	CC ₁₅
I ₁	IF	ID	EX	MA	MA	MA	WB								
I ₂		IF	ID (I ₁)	ID	ID	ID	EX	MA	WB						
I ₃			IF	IF	IF	IF	ID	EX	MA	MA	MA	WB			
I ₄				IF	IF	IF	IF	ID (I ₃)	ID	ID	ID	EX	MA	WB	

3RAW In load ensⁿ data is present in the m/m hazards.
cycle = 4

Q consider 4 stage pipelining (IF, ID, EX, WB) used to exec execute the following code.

- I₁: Div r₀, r₁, r₂
- I₂: MUL (r₃) r₄, r₅
- I₃: Add (r₇, r₃) r₂
- I₄: sub r₃, r₄, r₁

where all the ensⁿ are spending 1 cycle on all stages but DIV takes 4 cycles, or MUL takes 3 cycles on EX stage.

operand forwarding used in the pipelining.

- a) how many cycles are required to complete the code.
- b) how many cycles are saved by using the with operand forwarding optimization in the pipeline to handle the data dependency. → w/o operand forwarding.

	IF	ID	EX	WB
I ₁	1	1	4	1
I ₂	1	1	3	1
I ₃	1	1	1	1
I ₄	1	1	1	1

- 1st decide hypo. or RISC
- then decide operand forwarding is there or not
- then draw table for I₁, I₂, I₃, I₄

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆	CC ₇	CC ₈	CC ₉	CC ₁₀	CC ₁₁	CC ₁₂
I ₁	IF	ID	Ex	Ex	Ex	Ex	WB					
I ₂		IF	ID	ID	ID	ID	Ex	Ex	Ex	WB		
I ₃			IF	IF	IF	IF	ID (I ₂)	ID	ID	Ex	WB	
I ₄						IF	IF	IF	ID (I ₃)	Ex	WB	

→ ID is waiting becoz Execute not available

CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆	CC ₇	CC ₈	CC ₉	CC ₁₀	CC ₁₁	CC ₁₂	CC ₁₃	CC ₁₄	CC ₁₅	CC ₁₆
IF	ID	Ex	Ex	Ex	Ex	WB									
	IF	ID	ID	ID	ID	Ex	Ex	Ex	WB Ex updated						
		IF	IF	IF	IF	ID (I ₂)	ID	ID	ID	Ex ID leaq read	WB Ex updated	WB Ex updated			
						IF	IF	IF	IF	IF	ID (I ₃)	ID	ID (Read)	Ex	WB

**** # control Dependency

- control dependency will be occur in the pipeline when the transfer of control insn are executed.
- consider the foll. code.

```

1000 : I1
1001 : I2
1002 : I3 (JMP 2000)
1003 : I4
...
2000 BI1
2001 BI2
...

```

falling / fall through path execⁿ from starting ad^{rs} is falling.


taken path

Expected o/p sequence: [I₁ - I₂ - I₃ - BI₁ - BI₂]

PC:1000	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	CC ₆
I ₁ :	IF PC:1001	ID	EX	MA	WB	
I ₂ :		IF PC:1002	ID	EX	MA	WB
I ₃ :			IF PC:1003	ID PC:1004 PC:2000	EX	MA
I ₄ :				IF PC:1004	ID	EX
BI ₁ :					IF PC:2001	
BI ₂ :						IF PC:2002

IF:
 T₁: PCout, MARin
 T₂: MARout, MBRWB,
 PCout, INC, PCin
 T₃: MBRout, IRin

• the o/p we are expecting is missing when unwanted instrⁿ is executed.



• I₄ executed extra when the unwanted prog. executed but pro is

• In the above execution sequence unwanted instrⁿ is overlapped with a jump instrⁿ. when it is executed in the program, then the program functionality is missing. This kind of problem in the pipeline is called as control dependency.

• To handle the above problem we need to stop the unwanted instrⁿ execution, for this purpose (NOP) instrⁿ is inserted after the jump instrⁿ to suspend the unwanted instruction fetch. This process is called as flush / freeze o/pⁿ.

• flush o/pⁿ creates stall in the pipeline describe below.

IF PC: 1001	ID	EX
	IF PC: 1002	ID
		IF PC: 1003

At what stage target-addr is available in pipeline — 1

Note In the RISC pipeline branch penalty is always 1 becoz target-addr is available in the 2nd stage from the branch.
 "No. of stalls created" during the program execution is ~~total~~ calculated as branch-frequency into branch penalty

$$\text{Branch frequency} \times \text{Branch Penalty}$$

Branch Opsⁿ in the program.

stalls/branch


Note : To minimize the control stalls h/w technique is used i.e branch prediction buffer. (loop buffer or branch target buffer). It is a high speed buffer present in the IF stage used to hold the predicted target-addr.

- When the target-addr is available in the 1st stage then stalls are not present, it is not practically possible to avoid all the control stalls.

• Partially suitable for loops.

Q consider pipeline w/o branch prediction.
 As target-addr not present in the 1st stage.

Note → when the Q^n stating that pipeline designed with branch prediction, then assume that target addr is present in the 1st stage of a pipeline otherwise (w/o branch prediction) assume that target addr is not present in the 1st stage.



Note → to minimize the control dependency stalls & also preserve the correct execution path in the pipeline, one of a stw technique is used i.e. delayed branch.

* Delayed Branch

- It is a compiler technique so, compiler re-arranges the program to avoid the stall if possible or substitute the NOP insⁿ after the branch insⁿ to preserve the execution path if not possible to rearrange.
- In the compiler design this logic is programmed based on the pipeline structure to handle the control dependency.

user prog

1000: F.

1003 : I₄
 {
 {
 2000 : BI₁
 2001 : BI₂
 {
 {

• Expected o/p:

I₁ - I₂ - I₃ - BI₁ - BI₂

• Actual o/p:

I₁ - I₂ - I₃ - I₄ - BI₁ - BI₂

↓
 unwanted.

• "compiler rearrangement"

code:

machine generated : I₁
 addr space I₃ (JMP BI₁)
 I₂
 I₄
 {
 BI₁
 BI₂
 {

→ with the help of rearrangement unwanted instructions is eliminated before entering

→ I₃ is jump it is either execute after I₂ or before I₂ & no change in o/p sequence. o/p of both applicⁿ is same.


PC: I ₁	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅
I ₁	IF PC: I ₃	ID	EX	MA	WB
I ₃		IF PC: I ₂	ID unlod. roc PC: I ₄ BI ₁	EX	MA
I ₂			IF PC: I ₄	ID (I ₁)	EX
BI ₁				IF PC: BI ₂	ID
BI ₂					IF PC: BI ₃

Not nothing but stall.

I_1
 I_2
 I_3 (JMP BI_1)
 NOP
 I_4
 ⋮
 BI_1
 BI_2
 ⋮

PC: I_1	CC1	CC2	CC3	CC4	CC5	CC6
I_1	IF PC: I_2	ID	EX	MA	WB	
I_2		IF PC: I_3	ID	EX	MA	WB
I_3			IF PC: NOP	ID uncond JCC PC: IF BI_1	EX	MA
I_4				IF PC: I_4	ID	EX
I_5					IF PC: BI_2	ID
I_6						IF PC: BI_3

Actual
o/p :




INSTRUCTION SCHEDULING

- CPU always execute the program in a sequence called as inorder execution.
- In this execuⁿ sequence if any Instruⁿ is dependent then the remaining Instrⁿ are also sharing the stall cycles, even they are independent.

Ex. I₁ : Add r0, r1, r2
 I₂ : mul r3, r0, r4
 I₃ : DIV r4, r5, r6
 I₄ : sub r3, r7, r8

In order execuⁿ sequence



If in inorder sequence I₁ is dependent on I₂ then remaining Instrⁿ are also waiting.


- In the above code I₂ is data dependent on I₁, so I₂ will be waiting until the I₁ execution is completed.

• These stalls are also shared by the I₃ & I₄ even they are independent.

• To handle the above impact Instrⁿ scheduling concept is used. It states that insert the independent Instrⁿ 1st. It causes out of order execution (reorder & execution i.e. I₁ - I₃ - I₄ - I₂).

• Re-order execution creates two more dependencies
 ↳ out of order (Re-order)

- ① ANTI data dependency
- ② output " "



- Anti data dependency will be occurred when the ^{problem.} instruction J tries to write the data before insⁿ I reads it.

Ex I_3 executing before I_2

So I_3 updates the reg. r_4 before I_2 reads it
 $\therefore I_2$ incorrectly read the new value from the r_4 (data loss).

- Output data dependency will be occurred in the pipeline when the insⁿ J ^{tries to} writes the data before insⁿ I writes it.

Ex I_4 executed before I_2


So I_4 updates the reg. r_8 before I_2 writes it. \therefore destinaⁿ is incorrectly updated with a old value (data loss).

- To handle the above dependency problem h/w technique is used i.e Register Re-naming.
- This technique states that use the reorder buffers to store the out of order insⁿ o/p, later update the register file with a reorder buffer content after the completion of a certain

dependent - Ops? execution.

Execu?

$I_1 \rightarrow r_0$
 I_3
 I_4] \rightarrow Re-order
 Buffer
 $I_2 \rightarrow r_3 \{ \text{status} = 1 \}$



\downarrow
 re-order
 Buffer \rightarrow Reg. file
 $\{ R_4 \}$
 $\{ R_3 \}$

Anti data dependency always creates the hazards in the pipeline

AM False

Hazards

- It is a delay, delay created in the pipeline due to a dependency problem.
- Three kinds of hazards possible in the pipeline.

- ① structural hazard
- ② Data "
- ③ control "

Data hazard is further divided into three types based on the read & write opⁿ names as.

- ① RAW (Read-after-write) Hazard
- ② WRR (write-after-Read) Hazard
- ③ WAW (write-after-write) Hazard.

① RAW Hazard is created when the Instrⁿ J tries to read the ~~data~~ data before Instrⁿ I writes it, (true data dependency).

② WAR hazard is created when the Instrⁿ J tries to write the data before Instrⁿ I reads it (anti data dependency).

③ WAW hazard is created when the Instrⁿ J tries to write the data before Instrⁿ I writes (out data dependency).

④ RAR is not a hazard becoz RBR is not a problem.

adjacent verification	Instr ⁿ 'J'	Instr ⁿ 'I'		
{ { { } } } }	In-Reg	Out-Reg	;	true data dependency
	Out-Reg	In-Reg	;	Anti " "
	Out-Reg	Out-Reg	;	o/p " "
} Non adjacent verification.				

* Performance Analysis with stalls

$$S = \frac{\text{Avg. Instr}^n \text{ ET}_{\text{nonpipe}}}{\text{Avg. Instr}^n \text{ ET}_{\text{pipe}}}$$

$$S = \frac{\text{CPI}_{\text{nonpipe}} * \text{cycle time}_{\text{nonpipe}}}{\text{CPI}_{\text{pipe}} * \text{cycle time}_{\text{pipe}}}$$


$$S = \frac{I \cdot C * CPI * \text{cycle time}}{I * CPI * \text{cycle time}}$$

$$= CPI$$

$$= CPI$$


Q: Consider 8 stage pipeline it allows all the insⁿ except branch insⁿ. Processor stops the fetching of a sequential insⁿ after the jump insⁿ until the target ad^{ress} is available. In the pipeline all the insⁿ all proceed thro' all the stages. Program contain 40% branch instrⁿ among them 30% are conditional in w/c 60% of insⁿ does not satisfy the condi^{tion}, when the condi^{tion} is false, then the foll. insⁿ are overlapp; pipeline operated with a 2ns clk. calc the foll.

- a) what is the avg insⁿ ET
- b) " " " " performance gain.



2.27
1
3.27
x2
6.54

This is the way to solve control dependency prob.



$$\# \text{ stalls / ins}^n = \left[\begin{aligned} &(0.6 \times 0) + (0.4 \times 0.7 \times 7) \\ &+ (0.4 \times 0.3 \times 0.6 \times 0) \\ &+ (0.4 \times 0.3 \times 0.4 \times 7) \end{aligned} \right] = 2.29$$

a) Avg. insⁿ ET_{pipe} = (1 + # stalls / insⁿ) cycle time
 = (1 + 2.29) 2ns
 = 6.58ns

b)
$$\text{Speedup} = \frac{k}{(1 + \# \text{ stalls / ins}^n)}$$

$$= \frac{8}{(1 + 2.29)} = 2.43$$
 → n is ∞
 in this case that's why we use formula

Note → when the qⁿ states the target ad^s availability in the pipeline as:


① stage no. given then
$$\text{Branch penalty} = \text{stage number} - 1.$$

② stage name given then
$$\text{Branch penalty} = \text{corresponding stage no. w.r. to stage no.} - 1.$$


③ All insⁿ proceed thro' all stages (or) until the insⁿ is completed then.

$$\text{Branch penalty} = \text{last stage no.} - 1$$

Q2) consider k-stage pipeline w/c allows all the insⁿ except m/m reference insⁿ. Penalty of a m/m insⁿ is 3 cycles. prog. contain 60% m/m instⁿ w/c is the avg. insⁿ exeⁿ time in the pipeline.



→ Cycle time
cycle freq. not given so
answer shud be in cycles.






$$\# \text{ stalls (ins}^n) = [(0.4 \times 0) + (0.6 \times 8)] = 4.8$$

a) Avg. insⁿ ET pipe = $(1 + \# \text{ stalls / ins}^n) \times \text{cycle time}$
 $= (1 + 4.8)$
 $= 5.8 \text{ cycles.}$

Q3) In the 5 stage pipeline, stages are balanced with a 4ns clk. In the pipeline to control penalties optimize with a delayed-branch technique. This technique substitute the 4 NOP of insⁿ after the branch insⁿ if not possible to optimized. Prog. contain 40% Branch insⁿ among them 30% are optimized, what is the average insⁿ execuⁿ time.

$$\# \text{ stall / ins}^n = (0.4 \times 0.3 \times 0)$$






$$\# \text{ stalls } (Ins^n) = [(0.4 * 0 + 0.7 * 4)] = 1.12$$

a) Avg. Ins^n ET pipe. = $(1 + \# \text{ stalls } (Ins^n)) * \text{cycle time}$ when n is unlimited we use formula

$$= (1 + 1.12) * 4ns = 8.48ns$$

Q4) consider 6 stage pipeline with a cycle time 3ns used to execute the prog. code w/c contain 20 Ins^n (I_1 to I_{20}), I_6 Ins^n is a ~~to~~ uncondiⁿ jump w/c transfers the control to I_{17} Ins^n . In the pipeline target ad^{rs} is available when the Ins^n is completed. so what is the program execution time.

$K: 6$
 $I/P \text{ set} : 20 \text{ instructions}$
 (n)
 $tp : 3 \text{ ns}$



$\{n=15\}$

When I_6 is computed previous I s are overlapped. I_6 exit from pipeline PC updated due to jump. Some of the I s never execute w/cause we have bubble.


$$ET_{\text{pipe}} = (k+n-1)tp$$

$$= (6+15-1)3 \text{ ns}$$

$$= 60 \text{ ns.}$$

n is limited. $n=20$ than $n=15$

Q5 consider the foll. code used to execute on a pipeline processor.



How many RAW, WAR & WAW hazards are possible in the pipeline. (How many dependency occurred).

True data dependency (adjacent vertices)

[in-out]

$I_2 - I_1 [r_0]$

$I_3 - I_2 [r_2]$

$I_5 - I_4 [r_2]$

$I_6 - I_5 [r_3]$

Anti data Dep.

[out - in]

- $I_2 - I_1 [r_2]$
- $I_3 - I_2 [r_0]$
- $I_4 - I_1 [r_2]$
- $I_4 - I_3 [r_2]$
- $I_5 - I_4 [r_3]$

5

out/p data dep.

[out - out]

- $I_3 - I_1 [r_0]$
- $I_4 - I_2 [r_2]$

2

NON LINEAR PIPELINE it is having forward & backward direct

- This pipeline contain both forward & backward connection so Reservation Table is used to execute the i/p in the pipeline.
- let us consider the sample reservation table used to execute the i/p on a hypothetical pipeline.

	1	2	3	4	5
S_1	X				X
S_2		X		X	
S_3			X		

i/p is $\rightarrow S_1$
 multiple o/p is $\rightarrow S_1$
 check mark in row indicate

- Multiple check mark in the row indicate repeated use of a same stage in different cycles.
- contiguous check mark in the row indicate extended use of a same stage for ~~same~~ upto some no. of cycles
- Multiple check marks in the column indicate use of a different stages, in the same cycle.

Latency Analysis

- Latency means clock cycle difference b/w the two successive initiation in the pipeline.
- In the linear pipeline latency is always one.
- In the non linear pipeline latency value depends on the reservation table.
- In the non linear pipeline some latencies causes the collisions called as forbidden latency or (non permissible latency) & some of them doesn't cause the collision called as non forbidden latency (permissible latency).

- To detect the permissible latency we need take the diff. ^(like diff) b/w any two check marks in the row.

latency 4 means start inserting from 5th cycle.

row 1: $(5-1) = 4$ → we are inserting up to 5th cycle.

row 2: $(4-2) = 2$ latency 2 & 4 is collision

row 3: _____ 1, 3, 5 no collision.

- Based on the forbidden latency collision vector is generated.

$$C_v : [c_n \ c_{n-1} \ \dots \ c_2 \ c_1]$$

$c_i = \begin{cases} 0 & \text{permissible} \\ 1 & \text{non-permissible} \end{cases}$

collision vector: $\begin{bmatrix} c_5 & c_4 & c_3 & c_2 & c_1 \\ 0 & 1 & 0 & 1 & 0 \end{bmatrix}$

if i take latency 3 is it always latency 3 possible.

• latency sequence is generated based on

① latency sequence w.r.t "C₁"

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
S ₁	1	2			1	2	3	4			3	4	5		
S ₂		1	2	1	2			3	4	3	4				5
S ₃			1	2					3	4					5

latency cycle

$$(2-1) = 1$$

$$(7-2) = 5$$

$$(8-7) = 1$$

$$(13-8) = 5$$

$$\vdots$$

(1,5) (1,5) (1,5) ...

Avg. latency = $\left(\frac{1+5}{2}\right) = \textcircled{3}$

diff. b/w two successive clk cycle.

② latency seq. w.r.t "C₃"

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
S ₁	1			2	1		3	2		4	3			4
S ₂		1		1	2		2	3		3	4		4	
S ₃			1			2			3			4		

latency cycle

$$(4-1) = 3$$

$$(7-4) = 3$$

$$(10-7) = 3$$

$$\vdots$$

3, 3, 3, 3 ...

∴ Avg latency = $\textcircled{3}$

③ latency sequence w.r.t. "e.s"

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
s_1	1				1	2	3			2	3	4	5			4	5
s_2		1		1			2	3	2	3			4	5	4	5	
s_3			1					2	3					4	5		

latency cycle:

$$(6-1) = 5$$

$$(7-6) = 1$$

$$(12-7) = 5$$

$$(13-12) = 1$$

(s_1) $(s_1, 1)$ $(s_1, 1)$ $(s_1, 1)$ - - -

$$\text{Avg. latency} = \frac{(s+1)}{2} = \textcircled{3}$$

• $MAL = 3$
 [Min avg. latency]


MEMORY ORGANISATION

- Based on the style of ^{accessing the} s/s support memories
- M.O is of two kinds.

- ① simultaneous Access m/m
- ② hierarchical Access m/m

① simultaneous Access m/m organization.

- In this m/m design CPU directly connected to all the levels of memories. But accessing the m/m's in a sequence i.e. when there is a miss in level one (L1) m/m CPU directly access the data from L2 m/m w/o copying into (L1).
- When there is a miss on a (L2) m/m then CPU directly access the data from level 3 (L3) m/m w/o copying the data into a (L2) & (L1) & so on.
- In this m/m design data block is neednot be required on the (L1) m/m



data present in L1 hit
 data not present in L1 miss.
 $H + M = 1$
 $M = (1 - H)$

Here,

- Hit ratio (H) = $\frac{\# \text{ hits}}{\text{Total } \# \text{ Accesses}}$

- $H: \{0 \text{ to } 1\}$

- $T_1, T_2, \dots, T_n \rightarrow$ Access times of a respective m/m.

- Time required to access one word data from the m/m is called as average access time i.e.

$\frac{H_1 T_1}{\text{Hit in 1st level access data from 1st level.}}$

$$T_{\text{avg}} = H_1 T_1 + (1-H_1) H_2 T_2 + (1-H_1)(1-H_2) H_3 T_3 + \dots + (1-H_1)(1-H_2) \dots (1-H_{n-1}) H_n T_n$$

\downarrow
avg. access time of the m/m.

- 1 word $\xrightarrow{T_{\text{avg}}}$ 1 sec
- 2. # words


$$\gamma_{\text{mem}} = \frac{1}{T_{\text{avg}}} \text{ words/sec}$$

$$T_{avg} = H_1 T_1 + (1-H_1) H_2 (T_2 + T_1) + L$$

$$+ (1-H_1) (1-H_2) H_3 (T_3 + T_2 + T_1) + \dots +$$

$$(1-H_1) (1-H_2) \dots (1-H_{n-1}) H_n (T_n + T_{n-1} + \dots + T_1)$$

This is not practically use.



Simul. Accessing time is low.

$T_{avg}(simul) < T_{avg}(hier)$
 $P_S > P_H$
 hier. Accessing time is high.

Code

- I₁: Data (L₂-mem)
- I₂:
- I₃: data
- I₄:
- I₅: data
- I₆:
- I₇: data
- I₈:
- I₉: data
- I₁₀:

Re-use the "I₁" data.

Execuⁿ

Simultaneous

- I₁: ML₁, T₂ miss in L₁, access from T₂
- I₃: ML₁, T₂
- I₅: ML₁, T₂
- I₇: ML₁, T₂
- I₉: ML₁, T₂

total access time: 5 * T₂

Hierarchical

- I₁: ML₁, (T₂ + T₁)
 - I₃: T₁
 - I₅: T₁
 - I₇: T₁
 - I₉: T₁
- Re-usable data space
 locality of reference

total access time: (1 * T₂) + (5 * T₁)

in this case

Note → In the hierarchical mlm design avg. Hier. is better than simul. access time of the mlm is minimized becoz of locality of the reference is present. Locality of reference means CPU performance of / n

• It is two kinds.

a) Temporal locality: same word in the data block is frequently referred by a CPU in a near future.

b) spatial locality: - means adjacent word in the same block will be referred by a CPU in a sequence.

• To satisfy the above principle we need to transfer the data from level 2 to level 1 m/m in a block wise.

• Block contain group of words.

Note → when the Q^n contain hierarchy word or hierarchy meaning or cache m/m word then use hierarchical organization, otherwise use simultaneous organization.

Q In a 2 level m/m organization, if memory is 10 times faster than L2 m/m & its access time is 40ns less than the avg. access time let level L1 m/m access time is = 30ns, what is the hit ratio.

• simultaneous m/m org.

• $L_1 \rightarrow H_1, T_1$

$L_2 \rightarrow H_2, T_2$

$$\{ H_2 = 1 \}$$

$$S = \frac{T_2}{T_1}$$

$$10 = \frac{T_2}{T_1}$$

$$T_2 = 10 T_1$$

$$T_1 = T_{avg} - 40ns$$

let,

$$T_1 = 30ns$$

then,

$$T_2 = 10 \times 30 = 300ns$$

$$T_{avg} = 30 + 40 = 70ns$$

$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 T_2$$

$$70 = (H_1 \times 30) + (1 - H_1) 1 \times 300$$

$$H_1 = 0.85$$

Q2 consider 2 level m/m organization, L1 m/m is a cache m/m w/c is reference by the CPU 80% of time to accessed by the data. Access time of cache m/m is 50ns & level 2 m/m access time is 200ns what is the average access time.

Hierarchical m/m organization.

- L1 → H₁, T₁ { 80%, 50ns }

- L2 → H₂, T₂ { 1, 200ns }

- T_{avg} = ?

- T_{avg} = H₁T₁ + (1 - H₁)H₂(T₂ + T₁)
 = (0.8 × 50) + (1 - 0.8)1(200 + 50)
 = 90ns.

Q3 3 level m/m org? has the following specification,

level	Access Time word	Block Size (in words)	hit ratio	Block access time
1	20ns	-	0.7	T ₁ = 20ns
2	100ns	2	0.9	T ₂ = 200ns
3	200ns	4	1	T ₃ = 800ns

If the request block not in L₁, then transfer the data from L₂ to L₁, if not in L₂ then transfer the data from L₃ to L₂ & L₂ to L₁ what is the

Hierarchical m/m org?

- 1st decide access time per block.

From L₁ CPU always access data in words.

$$T_{avg} = H_1 T_1 + (1 - H_1) H_2 (T_2 + T_1) + (1 - H_1) (1 - H_2) H_3 (T_3 + T_2 + T_1)$$

$$= 0.7 \times 20 + (1 - 0.7) \times 0.9 (100 + 20) + (1 - 0.7) (1 - 0.9) (1 \times (200 + 100 + 20))$$

$$= 1.4 + (0.3) \times 0.9 (120) + (0.3) (0.1) (320)$$

$$= 104 ns$$


Q On a two level m/m sys, level 2 m/m bandwidth is 140 B/s data will be transferred from L₂ to L₁ in a block wise. Block size is 128 bytes. Access time of L₂ m/m is 40 ns. What is the total time required to transfer the data block from L₂ to L₁.

Solⁿ

Total time = Access time + Transfer time

↓
40 ns

↓
depends on the Bandwidth
Σ data transfer rate Σ



$$\frac{128 \text{ B}}{140 \text{ B/sec}}$$

128 ns


$$= 40 + 128$$

$$= 168 ns$$

* Memory hierarchy design

- In the computer s/w design, hierarchical m/m organization is used to design the computer m/m.
- Acc. to a m/m hierarchy, s/w supported m/m standard is as follows.

Level	1	2	3	4
Name	Registers	cache m/m (CM)	main m/m (MM)	secondary m/m (SM)
typical size	< 1KB	< 16MB	< 16GB	> 100GB
Implementation	customized multiports	SRAM (ALP-flop)	DRAM (capacito.)	Magnetic
Access time (ns)	(0.25-0.5) AT. low	(0.5-25)	(80-250)	50,00,000
Band width (MB/sec)	(20,000-100,000) Performance high.	(5000-1000)	(1000-5000)	(20-150)
managed by	compiler	HW	OS	OS
Backed by	CM	MM	SM	compact Disc (CD)




Bottom to top size is in ↓ order.

• Bottom - top - approach

- ① capacity ↓
- ② Access time ↓

- with reference to a mm hierarchy design access sequence of a ds supported mm is as follows.

System old




CPU attached to MM to access word by word data. if not present take worst case if absent take best case.

Prog. size = 32 Kns^n

Kns^n size = word size

{ 32 M R } to access the prog.

System New



C → cache
S → secondary mm
M → main mm

$$T_{avg} = H_c T_c + (1 - H_c) H_m (T_m + T_c) + (1 - H_c) (1 - H_m) H_s (T_s + T_m + T_c)$$

↓
 $H_s = 1$

In personal comp. CPU always generate logical addr
In OS, CPU generate logical addr
In CO, CPU generate physical addr

consider the foll. m/m specification.

mem	Access time	hit ratio
I-cache	10ns	0.7
D-cache	15ns	0.8
MM	100ns	0.9
SM	200ns	1

In the prog 60% of ins request are generated for insⁿ access & 40% of request are generated for data access. what

is the total access time of m/m time.

cal. 1 insⁿ A.T, 1 insⁿ D.T

$$T_{avg}^{ins} = H_c T_c + (1 - H_c) H_m (T_m + T_c) + (1 - H_c)(1 - H_m) H_s (T_s + T_m + T_c)$$

$$= (0.7 * 10) + (1 - 0.7) * 0.9 (100 + 10) + (1 - 0.7) * (1 - 0.9) * 1 (200 + 100 + 10)$$

$$= \boxed{46 ns}$$

$$T_{avg}^{data} = H_c T_c + (1 - H_c) H_m (T_m + T_c) + (1 - H_c)(1 - H_m) H_s (T_s + T_m + T_c)$$

$$= (0.8 * 15) + (1 - 0.8) * 0.9 (100 + 15) + (1 - 0.8) * (1 - 0.9) * 1 (200 + 100 + 15)$$

$$= \boxed{39 ns}$$

Total time req. for prog. to access insⁿ & data.

$$= \left(f_{ins} * T_{avg}^{ins} \right) + \left(f_{data} * T_{avg}^{data} \right)$$


$$= (0.6 * 46) + (0.4 * 39)$$

$$= \boxed{43.2 ns}$$

Cache memory

25/01/2017
Friday
class-12.

Cache m/m access a intermediate b/w the CPU & main m/m. used to hold the image of a main m/m data. \therefore CPU will be accessing the main m/m data from cache m/m within a less amt of time \therefore speed gap is synchronized b/w the CPU & main m/m.



Design elements

- ① m/m orgⁿ
- ② mapping Techniques
- ③ replacement algorithm
- ④ of updating techniques
- ⑤ multilevel cache design.

① memory orgⁿ

Acc. to a m/m hierarchy design data will be transfer from main m/m to cache m/m in a form of block. So both of the m/m are organized into a block based on the block size.

$$\# \text{ Blocks in MM} = \frac{\text{m/m size}}{\text{Block size}}$$





⇒ consider 8B cache with 2B blocks.

Before orgⁿ
8B → CM

After orgⁿ
• # lines = $\frac{8B}{2B} \Rightarrow 4$

• $4 * 2B \Rightarrow 8B$

capacity same
internal
structure is
different.






↓
line no. in
the CM
↓
 $\log_2 \# \text{ lines}$
↓
 $\log_2 4$
↓
2 bit

↓
word addr
in the block
↓
 $\log_2 \text{ block size}$
↓
 $\log_2 2$
↓
1 bit

⇒ consider 16B MM with 2B block

Before orgⁿ
16B → MM

After orgⁿ
• # blocks in MM = $\frac{16B}{2B}$



Extra bit are stored in tag directory.

Q Consider a 32 bit hypo. Proc w/c supports 32KB cache m/m organized into a 32 word block. cache m/m data is a subset of a 2^{32} m/m space. How many lines & how many blocks are possible in the respective m/m. & show the adrs format.



Given

- word length = 64 bit = 8B
- CM size = 32KB
- Block size = 32 words = $32 \times 8B = 2^5 \times 2^3 B = 2^8 B$
- MM size = $2^{32} B$

cache data is always a subset of mem data

$$\begin{aligned} \# \text{ Lines in CM} &= \frac{\text{CM size}}{\text{Block size}} \\ &= \frac{32K}{2^8} \\ &= \frac{2^{15}}{2^8} = 2^7 \end{aligned}$$

$$\begin{aligned} \# \text{ Blocks in MM} &= \frac{\text{MM size}}{\text{Block size}} \\ &= \frac{2^{32}}{2^8} \\ &= 2^{24} \end{aligned}$$



② mapping techniques

- The process of transferring the data from main m/m to cache m/m is called as mapping.
- During the mapping process data block is transferred to cache along with a physical ad^s.
In this process, some extra space is maintained in the cache line used to accommodate the physical ad^s infoⁿ called as tag tag directory.

Tag directory size in the cache controller is

$$\text{tag memory size} = \# \text{ lines in cm} * \# \text{ tag bits in the line.}$$

$$\text{data m/m size} = \# \text{ lines in cm} * \text{Block size}$$

$$\text{Total cache} = \text{Tag m/m size} + \text{data m/m size.}$$

Whenever cache referred by default data cache.


- In the cache design three kinds of mapping funⁿ is used to map the data.
 - 1) direct mapping
 - 2) Associative
 - 3) Set associative

① direct mapping

In this technique mod funⁿ is used to map the data i.e




$$\boxed{K \text{ Mod } N = i}$$

↓ ↓ ↓
MM Block # lines CM line




• Mapping funⁿ shows the relationship b/w the main m/m block & cache m/m line ∴ ad^s binding

Ps








Ex

B_7 mapped into which line



direct cache format is

w/c MM block present in the line



MM Block	Direct Map	CM Line
B0 [000]	$k \bmod N = i$ $0 \bmod 4 = 0$	line '0'
B7 [111]	$k \bmod N = i$ $7 \bmod 4 = 3$	line '3'
B4 [100]	$k \bmod N = i$ $4 \bmod 4 = 0$	line '0'

- During the mapping process some of the tag bits are connected to a line offset & rest of the bits are stored in the cache controller as a tag.

tag mm size is = # lines in CM * # tag bits in the line

Total cache = $\frac{\text{tag m/m}}{\text{size}} + \frac{\text{data m/m}}{\text{size}}$


= 4bits + 8B
 = 4bits + (8 * 8bits)
 = 68bits.

In the direct cache design explicit replacement technique (FIFO) are not required to replace the data becoz every main m/m block is having fixed locan in the cache m/m.

Accessing sequence



mLC : mov r0, [1001]
 Insⁿ

↓
 CPU generates the m/m request






↓
 direct cm

↓
 add's format



in compare both are 1 then it is hit.

Hit/miss latency is negligible



Hit & miss latency always zero, becoz of low design. avg. accessing time & performance decreases.

Q consider a 32 KB direct mapped cache organized into 32 Byte blocks. Main mem data w/c & addrs with a 0X CB CDE is mapped into a cache mem.

a) to w/c line the respective main mem block is mapped.

b) what is the tag mem size in the cache controller when each line also main 1 valid bit & 1 update bit.

Solⁿ tag not given. main mem adrs given. 15 bit


0X CB CDE
Here decimal
Not aⁿ.

Given

Cache size = 32 KB
Block " = 32 B
MM adrs = (CB CDE)_H
..... = 20 bit
direct mapped.


Solⁿ # lines = $\frac{32K}{32} = 1K$ no. of lines in cache.


adrs format



5 bit $\log_2 1K$ $\log_2 2 = 5$
 ↓ ↓
 10 bit 5 bit

CBCDE:






Tag m/m size = # lines in CM × # tag bits in the line

= 1K × (5 bit tag + 1 valid bit + 1 update bit)

= 1K × 7 bits


= 7K bits.

Consider the foll. direct cache ad^s design w/c indicates the data infoⁿ in the cache m/m.




w/c main m/m block is mapped in the

above cache line. What is the main m/m size in bytes. Also cal. the tag space in the cache controller.



A 6 B
 ↳ m/m block no.

Direct CM ad^s format



↳ (A6B)H → (26A7)H

Mem size = 2^{18} cells
 \downarrow
 $2^8 \times 2^{10}$ cells
 \downarrow
 256 K cells
 \downarrow
 256 KB

tag m/m size = # lines in cm \rightarrow # tag bits in the line
 $= 2^6 \times 6$ bits
 $= 384$ bits.


Note limitation in the direct cache is -

- a) cache line is capable to hold only one block [tag] at a time so no. of conflict missing is \uparrow .
- b) when the CPU frequently requests the multiple blocks w/c are mapped into a same cache line then the cache block are continuously swapping so mapping so hit ratio will be falling down. This phenomena is called as thrashing.

Thrashing

In cm design who map how can we map data by using sequence counting.

Mem Block : $B_0 B_4 B_0 B_4 \dots$ thrashing occur becoz of $B_0 B_4$
 cm : 4 lines (initially empty) B_0 both are sitting the same line. \rightarrow compulsory miss line.





$B_0 - m$ $0 \bmod 4 = 0$ line held 1 at a compulsory miss time.
 $B_4 - m$ $4 \bmod 4 = 0$ $B_0 B_4$ occur at same place \rightarrow conflict miss becoz of mod fun.
 $B_0 - m$ $0 \bmod 4 = 0$ \rightarrow conflict miss becoz of mod fun.
 $B_4 - m$ $4 \bmod 4 = 0$ \rightarrow conflict miss becoz of mod fun.

$H=0$

- Thrashing Problem
to handle the thrashing problem alternative cache is require i.e. associative cache m/m.
- Associative cache is designed w/o adrs called as content addressable m/m.
- In this design sequence fuⁿ is used to map the data. any main m/m belong to block can be mapped into a any cache m/m line in a sequence adrs binding is.

Associative CM



MM Block Associative map cm line

B0 [000] sequence, Any line in a sequence

B1 [111] sequence, Any line in a sequence

B2 [100] sequence, Any line in a sequence


• Tag m/m size = # lines in cm * # tag bits in the line.
 = 4 * 3 bits
 = 12 bits

• Explicit, replacement policies [FIFO/LRU] required to replace the data when the cache is full.

Accessing sequence:




m/c Bus: mov r0, [1000]

↓
 CPU generates the m/m req.



↓
 ASSOC CM

↓
 addr format



3) set associative cache

- This cache is used to compromise the disadvan. in direct & associative cache designs.
- In this design lines are grouped into a sets to accommodate more than 1 block in the set at a time.


$$\text{No. of sets (S)} = \frac{N}{P\text{-way}}$$

N : # lines in CM
P # " " the set

Before organization

After organized into a lines. After organ-
ized into
a sets


8B → CM




• # lines = $\frac{8}{2} = 4$

• # sets (S) = $\frac{N}{P\text{-way}} = \frac{4}{2} = 2$

• $4 \times 2B \rightarrow 8B$




• $2 \times 2 \times 2B \rightarrow 8B$




- In this cache design mod funⁿ is used to map the data i.e. $k \text{ mod } s = i$

MM block no. # sets in CM CM set no.




{ s : rows
P : cols }



Addr Binding



MM → Set Assoc. CM



MM Block

Set Associ. MAP

CM sel-

B0
[000]

$$\frac{k \bmod s = i}{0 \bmod 2 = 0}$$

set '0'

B7
[111]

$$\frac{k \bmod s = i}{7 \bmod 2 = 1}$$

set '1'

(B7)
[100]

$$\frac{k \bmod s = i}{7 \bmod 2 = 0}$$

set '0'

direct
cache
+ associat.
cache

LL
set
associa.
MAP.

Set is
full in
cache when
replacement
required

- During the mapping some of tag bits are connected to a set of 2^p bits of the by explicit tag bits all store in a cache controller.

$$\text{tag mem size} = \# \text{set in CM} * \# \text{lines in set} * \# \text{tag bits in line}$$

$$\downarrow \quad \downarrow$$

$$s \quad p$$

$$= s * p * \# \text{tag bits}$$

$$= 2 * 2 * 2 \text{ bits}$$

$$= 8.$$

Explicit Replacement techniques (FIFO / LRU) used in this cache to replace the data when the set is full.

Access sequence

m/c insⁿ: MOV r0, [1001]


CPU generates the m/m request.

1001 | RD

↓


set assoc. CM

↓



Comparison Ckt

set associative
adrs format




NOTE when P is approach to N then S is approach to 1 B0 cache become full associative

4-way set assoc:
cache of 8B with 2B Block.

• # lines (N) = $\frac{8}{2} = 4$

• # sets (S) = $\frac{N}{P\text{-way}}$
 $= \frac{4}{4}$
 $= 1$




• When P is approach to 1 then S is approach to 1 then cache become direct.

1-way set assoc. cache of 8B with 2B Block

• # lines (N) = $\frac{8}{2}$
 $= 4$

• # sets (S) = $\frac{N}{P\text{-way}}$
 $= \frac{4}{1}$
 $= 4$



Direct CM.

Q Consider 16 way set associative cache of 64 KB organized into a 32B Blocks.

CU generates the 32 bit physical address to access the data. In the cache controller each tag is comprising of 1 valid bit, 1 update bit & 2 replacement bit. What is the tag min size in the cache controller & how many tag bits are in the line.

• CM size = 64KB

2^{32} 16 way.
 $\log_2 2^{32} = 32 \text{ bits}$
 $\times 2^{16}$


$2^{32} \times 16$

- MM size = $2^{32} B$
- 16-way set assoc.

sol

$$\bullet \# \text{ lines } (N) = \frac{64K}{32} = 2^{11}$$

$$\bullet \# \text{ sets } (S) = \frac{N}{P\text{-way}} = \frac{2^{11}}{16} \Rightarrow 2^7$$



20 bit tag
requ. in the
line.

$$\text{Tag mem size} = \underbrace{S \times P}_{\text{"N"}} \times \# \text{ tag bits}$$

$$= 2^7 \times 16 \times (20 \text{ bit} + 1 + 1 + 2)$$

$$= 2^7 \times 2^4 \times 24 \text{ bits}$$

$$= 48K \text{ bits.}$$

Replacement algorithm

Replacement techniques are used in the cache design to replace the data when the cache is full.

- ① Random [Random - Basis]
- ② FIFO
- ③ LRU

In FIFO, replace the block w/c is present in the cache longest time (highest time stamp).

In LRU replace the block w/c is present in the cache longest time w/o reference.

Q consider a block cache initially empty with the foll. main mem block references.

4, 5, 7, 12, 4, 5, 13, 4, 5, 7

Identify the hit ratio


- a) FIFO
- b) LRU
- c) Direct CM
- d) 2-way set assoc. CM with LRU.

① FIFO : [sequence]


CM	
7/13	4 - M → C
5/4	5 - M → C
7/5	7 → M → C
12/7	12 → M → C
	4 → H
	5 → H
	13 → M → C
	7 → M → capacity
	5 → M → "
	7 → M → "

$$H = \frac{2}{10}$$

• LRU: [always keep the recent entries for the top] push down one by one.



• direct mapping



→ compulsory
 4-M: $4 \bmod 4 = 0$
 5-M: $5 \bmod 4 = 1$
 7-M: $7 \bmod 4 = 3$
 12-M: $12 \bmod 4 = 0$
 4-M: $4 \bmod 4 = 0$
 5-hit → conflict
 13-M: $13 \bmod 4 = 1$
 4-hit → conflict
 5-M: $5 \bmod 4 = 1$
 7-H

C → compulsory.


$$H = \frac{3}{10}$$

$$H = 0.3$$

$$k \bmod N = i$$

• 2 way set assoc.

• # sets (s) = $\frac{N}{p\text{-way}} = \frac{4}{2} = 2$



4-M; $4 \bmod 2 = 0$
 5-M; $5 \bmod 2 = 1$
 7-M; $7 \bmod 2 = 1$
 12-M; $12 \bmod 2 = 0$
 4-Hit
 5-hit
 13-M; $13 \bmod 2 = 1$
 4-Hit
 5-Hit
 7-M; $7 \bmod 2 = 1$


$$\left\{ \begin{array}{l} k \bmod s = i \\ \text{LRU} \end{array} \right\}$$

$$H = \frac{4}{10}$$

$$H = 0.4$$

Updating Techniques

- According to a m/m hierarchy design CPU always perform the o/pn only on a cache m/m.
- In this second check the availability of a data block in the cache m/m.
- When it is present in cache then o/pn become read hit & write hit otherwise o/pn become read miss or write miss.
- Due to a miss o/pn the corresponding block will be transferred from main m/m to cache called as read allocate or write allocate.
- After the allocate only on a cache m/m.



$$\left\{ \begin{array}{l} K \bmod N = i \\ B_0 \bmod 4 = 0 \end{array} \right.$$

Prog

I₁ : MOV r₀, [0000] ; B₀ - 0th byte → r₀

I₂ : Add r₀, #23 ; r₀ + 23 → r₀

Block 2000 → 0th Byte
have to reg. r₀.


Exeⁿ

I₁: Read hit : r₀ = 23H

I₂ : r₀ + 23 → r₀ ; r₀ = 46H

I₃ : write hit ; CM

[0000] : ~~23~~ 46



• During the execuⁿ of I₃ the CPU performs the rytⁿ o/pⁿ only on a cache m/m. The corresponding updation is not performed in the main m/m. so same addr contain diff. values at diff. places. This kind of data inconsistency problem in the m/m s/s is called as cache coherence. It causes data loss. i.e

I₄: mov r₀, [1000] ; B₊ - 0th byte → r₀

I₅

I₆

I₇

I₈: move r₀, [0000] ; B₀ - 0th byte → r₀

Execution

I₄ : Read miss : Read → allocate

$$\left\{ \begin{array}{l} k \bmod N = i \\ 4 \bmod 4 = 0 \end{array} \right\}$$

Computer


- To handle the above problem ^{updating} ~~main~~ techniques are used & in the m/m design this is of two types.

- write-through
- write-back.



- write-through.

- In this technique CPU performs the simultaneous write opⁿ in both cache m/m & main m/m so coherence is not present Inclusion is success.
- Inclusion means lower level m/m data always become the subset of a higher level m/m data.



$$\text{Simultaneous write op}^n (T_{w}) = \max \left[\begin{array}{l} \text{word} \\ \text{update} \\ \text{time in} \\ \text{CM} \end{array} , \begin{array}{l} \text{word} \\ \text{update} \\ \text{time in} \\ \text{MM} \end{array} \right]$$

- Time required to read one word data from the m/m is called as read cycle time i.e

$$T_{avg, read} = h_r T_c + (1 - h_r) (T_m + T_c)$$

\downarrow read hit \downarrow read data \downarrow read miss \downarrow read allocate \downarrow read data.

- Time required to ~~access~~ write one word data

$$T_{avg\ write} = H_w T_w + (1 - H_w) (T_m + T_w)$$

↓ write hit
 ↓ simultaneous write
 ↓ write miss
 ↓ write allocate
 ↓ simultaneous write


no. cache miss
 m/m
 simultaneous

Average access time of the m/m when consid^g -ding both read & write opⁿ is :

$$T_{avg\ WT} = (freq_{read} * T_{avg\ read}) + (freq_{write} * T_{avg\ write})$$

$$\eta_{WT} = \frac{1}{T_{avg\ WT}} \text{ words/sec write thro'}$$

NOTE : When the write thro' technique is implem^{ed} -ented in a simul. access m/m orgⁿ then hit ratio for write opⁿ always become 1, becoz data block is need not be required in the 1st level.



→ read is normal read
 → write is simul write



$$T_{avg\ write} = T_n$$

$$T_{avg\ read} = H_1 T_1 + (1 - H_1) H_2 T_2 + \dots$$

note → when the Qⁿ contain cache m/m code, write thro' technique & Hw = 1 then use simultaneous

② write Back

- In this technique CPU performs the write opⁿ only on a cache m/m so coherence present.
- This coherence doesn't cause the data loss becoz CPU reads the status of a update bit before replacement.
- In the write back cache design each line contain one extra bit name as update bit.
- It is set when the cache block is updated otherwise reset.
- Before replacement of the cache data, CPU write back the cache block into a main m/m, when the update bit is 1, so data is safe. & replace



Update bit Tag LO WO

0 (clean bit)
1 (dirty bit)


$$T_{avg\ write} = HW \cdot T_c + (1 - HW) \left[\frac{\% \text{ dirty Bits}}{\% \text{ Clean Bits}} (T_m + T_m + T_c) + \frac{\% \text{ write Back}}{\% \text{ write allocate}} (T_m + T_c) + \frac{\% \text{ write data}}{\% \text{ write allocate}} (T_m + T_c) \right]$$

↓ ↓ ↓ ↓ ↓ ↓ ↓
 write write write write write write write
 hit data miss allocate data

• Avg access time Both read & write

$$T_{avg\ wb} = (f_{req\ read} * T_{avg\ read}) + (f_{req\ write} * T_{avg\ write})$$

Q In a 2-level m/m s/s level 1 m/m is cache m/m w/c is referenced by the CPU with a access time of 50ns. Level-2 m/m is a m/m it access time is 200ns. CPU generates 60% requests for read o/pⁿ & remaining for write o/pⁿ. Hit ratio for read o/pⁿ is 80%. what is the avg. access time of a m/m when considering both read & write o/pⁿ using write thro' protocol.



- Given
- L₁ → CM; T_c = 50ns
 - L₂ → MM; T_m = 200ns
 - f_r = 60%, H_r = 80%
 - f_w = 40%, H_w = 1
- { simultaneous access m/m org }

$$\begin{aligned}
 T_{avg\ read} &= H_r T_c + (1 - H_r) T_m \\
 &= (0.8 * 50) + (1 - 0.8) 200 \\
 &= \underline{80ns}
 \end{aligned}$$

$$T_{avg\ write} = T_m \text{ freq. of read \& read cycle time} \\ = 200\text{ns}$$

$$T_{avg\ op} = (f_r * T_{avg\ r}) + (f_w * T_{avg\ w}) \\ = (60\% * 80\text{ns}) + (40\% * 200\text{ns}) \\ = 128\text{ns}$$

Q Consider a write back cache design with a access time of 40ns. Hit ratio for read & write opⁿ is 70% & 80% respectively. m/m access time is 160ns s/s generates 70% of request for read opⁿ & remaining for write opⁿ. What is the average access time of m/m for read & write opⁿ both.

- write-back CM
 - CM : TC = 40ns
 - MM : Tm = 160ns
 - fr = 70% [∴ clean bits]
 - fw = 30% [∴ dirty bits]
 - Hr = 70%
 - Hw = 80%
 - {nw ≠ 1}
- ↳ hierarchical orgⁿ.

$$T_{avg\ read} = H_r T_c + (1 - H_r) [\text{∴ dirty bits } (T_m + T_m + T_c) + \text{∴ clean bits } (T_m + T_c)] \\ = (0.7 * 40) + (1 - 0.7) [30\% * [160 + 160 + 40] + 70\% * [160 + 40]]$$

$$\boxed{\approx 28102.4\text{ns}}$$

$$T_{avg\ write} = H_w T_c + (1 - H_w) [\text{∴ dirty } (T_m + T_m + T_c) + \text{∴ clean } (T_m + T_c)] \\ = (0.8 * 40) + (1 - 0.8) [30\% * [160 + 160 + 40] + 70\% * [160 + 40]]$$


$$= 81.6 \text{ ns}$$

$$\begin{aligned} T_{avgwb} &= (F_r \times T_{avgread}) + (F_w \times T_{avgwrite}) \\ &= (0.7 \times 102.4) + (0.3 \times 81.6) \\ &= 96.16 \text{ ns} \end{aligned}$$


Multilevel cache m/m

To reduce the miss ~~penalty~~ penalty multilevel caches are used in the computer design. ~~This~~ ~~penalty~~ miss penalty means time required to access the data from higher level to lower level due to a miss o/p in lower level m/m.

System old




System with cache



System with multilevel

maintain hierarchy means L1 should be less than L2.



In the multilevel cache design level 1 to level 2 capacity & in a ↑ order of associativity & in a decreasing order.

• Two kinds of miss rates can be calculated & in the multilevel cache design.

① Global miss rate (GMR) = $\frac{\# \text{ misses in cache}}{\text{Total } \# \text{ CPU generated references}}$

② Local miss rate (LMR) = $\frac{\# \text{ misses in cache}}{\# \text{ accesses to the cache}}$

$$GMR_{L_1} = \frac{4}{10} \Rightarrow 0.4$$

$$LMR_{L_1} = \frac{4}{10} \Rightarrow 0.4$$

$$GMR_{L_2} = \frac{2}{10} \Rightarrow 0.2$$

$$LMR_{L_2} = \frac{\# \text{ miss } L_2}{\# \text{ miss } L_1} \Rightarrow \frac{2}{4} = 0.5$$



$$T_{avg} = \text{Hit time } L_1 + (\text{miss rate } L_1 \times \text{miss penalty } L_1)$$

$$\text{miss penalty } L_1 = \text{Hit time } L_2 + (\text{miss rate } L_2 \times \text{miss penalty } L_2)$$

MM access time

$$\text{Avg m/m stalls / ops}^n = (\# \text{ misses } L_1 / \text{ops}^n \times \text{Hit time } L_2) + (\# \text{ misses } L_2 / \text{ops}^n) \times \text{miss penalty } L_2$$